Floating-Point Intel® FPGA IP User Guide

ID 683750
Date 8/30/2024
Public
Document Table of Contents

1.4. Floating-Point IP Cores General Features

All Intel FPGA floating-point IPs offer the following features:
  • Support for floating-point formats.
  • Input support for not-a-number (NaN), infinity, zero, and normal numbers.
  • Optional asynchronous input ports including asynchronous clear (aclr) and clock enable (clk_en).
  • Support for round to nearest with tie breaking to even.
  • Compute results of any mathematical operations according to the IEEE-754 standard compliance with a maximum of 1 unit in the last place (u.l.p.) error. This assumption is applied to all floating-point IPs.

Intel FPGA floating-point IPs do not support denormal number inputs. If the input is a denormal value, the IP forces the value to zero and treats the value as a zero before going through any operation.