Visible to Intel only — GUID: ssn1709597512177
Ixiasoft
Visible to Intel only — GUID: ssn1709597512177
Ixiasoft
4.6. M20K ECC Support
The feature performs single-error correct, double-adjacent-error correct, and triple-adjacent-error detect ECC functionality in the M20K memory blocks configured in your IP.
This feature enhances data reliability but increases latency and resource utilization. Without the ECC feature, a single M20K memory block can support a datapath width of 40 bits. With the ECC feature, eight of those bits are dedicated to the ECC, and an M20K memory block can support a maximum data path width of 32 bits. Therefore, when M20K ECC support is turned on the IP configures additional M20K memory blocks. The ECC check adds latency to the path through the memory block, and increases the amount of device memory used by your IP.