Visible to Intel only — GUID: mwh1409958555980
Ixiasoft
Visible to Intel only — GUID: mwh1409958555980
Ixiasoft
1.7. Example of a Partial Reconfiguration Design with an External Host
You can use Altera PR IP implemented by another supported Altera FPGA device, implement your own control logic in an FPGA or CPLD, or use a microcontroller to implement the configuration and PR controller. In this setup, shown in the following figure, the Stratix V device configures in FPPx16 mode during power-up. Alternatively, you can use a JTAG interface to configure the Stratix V device.
At any time during user-mode, the external host can initiate partial reconfiguration and monitor the status using the external PR dedicated pins: PR_REQUEST, PR_READY, PR_DONE, and PR_ERROR. In this mode, the external host must respond appropriately to the hand-shaking signals for a successful partial reconfiguration. This includes acquiring the data from the flash memory and loading it into the Stratix V device on DATA[ 15:0].
The connection setup for partial reconfiguration with an external host in the FPPx16 configuration scheme.