Visible to Intel only — GUID: ywq1520140404158
Ixiasoft
1. Introduction
2. FPGA Configuration First Mode
3. HPS Boot First Mode
4. Creating the Configuration Files
5. Golden System Reference Design and Design Examples
6. Configuring the FPGA Fabric from HPS Software
7. Debugging the Agilex™ 7 SoC FPGA Boot Flow
8. SoC FPGA Boot User Guide Archives
9. Document Revision History for Agilex™ 7 SoC FPGA Boot User Guide
A. Boot Scratch Registers
4.1. Overview
4.2. Quartus® Prime Hardware Project Compilation
4.3. Bootloader Software Compilation
4.4. Programming File Generator
4.5. Configuration over JTAG
4.6. Configuration from QSPI
4.7. Configuration over AVST
4.8. Configuration via Protocol
4.9. Remote System Update
4.10. Partial Reconfiguration
A.1. BOOT_SCRATCH_COLD0
A.2. BOOT_SCRATCH_COLD1
A.3. BOOT_SCRATCH_COLD2
A.4. BOOT_SCRATCH_COLD3
A.5. BOOT_SCRATCH_COLD4, BOOT_SCRATCH_COLD5
A.6. BOOT_SCRATCH_COLD6, BOOT_SCRATCH_COLD7
A.7. BOOT_SCRATCH_COLD8
A.8. BOOT_SCRATCH_COLD9
A.9. BOOT_SCRATCH_COLD0, BOOT_SCRATCH_COLD1, BOOT_SCRATCH_COLD8, BOOT_SCRATCH_COLD9
Visible to Intel only — GUID: ywq1520140404158
Ixiasoft
2.1. Boot Flow Overview for FPGA Configuration First Mode
You can program the Agilex™ 7 SoC device to configure the FPGA first and then boot the HPS. In this mode the FPGA IO and FPGA fabric are configured first, then the HPS EMIF I/O is configured. Finally, the SDM loads the HPS FSBL into the On-Chip RAM and releases the HPS from reset, starting the HPS boot flow.
The FPGA Configuration First Mode flow is shown in the figure below, covering the time from power-on-reset (TPOR) to boot completion (TBoot_Complete).
Figure 1. Typical FPGA Configuration First Boot Flow
Time | Boot Stage | Device State |
---|---|---|
TPOR to T1 | POR | Power-on reset |
T1 to T2 | Secure Device Manager (SDM)- Boot ROM |
|
T2 to T3 | SDM- configuration firmware |
|
T3 to T4 | First-Stage Bootloader (FSBL) |
|
T4 to T5 | Second-Stage Bootloader (SSBL) |
|
T5 to TBoot_Complete | Operating System (OS) | The OS boots and applications are scheduled for runtime launch. |
Section Content
Power-On Reset (POR)
Secure Device Manager
First-Stage Bootloader
Second-Stage Bootloader
Operating System
Application
Related Information