Visible to Intel only — GUID: kos1620321916840
Ixiasoft
1. Introduction
2. FPGA Configuration First Mode
3. HPS Boot First Mode
4. Creating the Configuration Files
5. Golden System Reference Design and Design Examples
6. Configuring the FPGA Fabric from HPS Software
7. Debugging the Agilex™ 7 SoC FPGA Boot Flow
8. SoC FPGA Boot User Guide Archives
9. Document Revision History for Agilex™ 7 SoC FPGA Boot User Guide
A. Boot Scratch Registers
4.1. Overview
4.2. Quartus® Prime Hardware Project Compilation
4.3. Bootloader Software Compilation
4.4. Programming File Generator
4.5. Configuration over JTAG
4.6. Configuration from QSPI
4.7. Configuration over AVST
4.8. Configuration via Protocol
4.9. Remote System Update
4.10. Partial Reconfiguration
A.1. BOOT_SCRATCH_COLD0
A.2. BOOT_SCRATCH_COLD1
A.3. BOOT_SCRATCH_COLD2
A.4. BOOT_SCRATCH_COLD3
A.5. BOOT_SCRATCH_COLD4, BOOT_SCRATCH_COLD5
A.6. BOOT_SCRATCH_COLD6, BOOT_SCRATCH_COLD7
A.7. BOOT_SCRATCH_COLD8
A.8. BOOT_SCRATCH_COLD9
A.9. BOOT_SCRATCH_COLD0, BOOT_SCRATCH_COLD1, BOOT_SCRATCH_COLD8, BOOT_SCRATCH_COLD9
Visible to Intel only — GUID: kos1620321916840
Ixiasoft
4.8.2. Creating Configuration Files Using Graphical Interface
The following example creates the CvP configuration files using the Programming File Generator in GUI mode:
- Start the Programming File Generator in GUI mode by running the qpfgw command.
- Select the Device Family to be Agilex™ 7.
- Select the Configuration mode to be Active Serial x4.
- In the Output Files tab:
- Change the output file Name to “design”.
- Check Raw Binary File for CvP Core Configuration (.rbf) option – the others are grayed out.
- Check the JTAG Indirect Configuration File for Periphery Configuration (.jic) sub-option
- Check the Memory Map File (.map) sub-option
- Optionally check the Raw Programming Data (.rpd) sub-option.
- Click the Raw Programming Data (.rpd) sub-option
The Quartus® Prime Programming File Generator window is displayed:Figure 29. Quartus® Prime Programming File Generator Pro Edition Window: Output Files - Switch to Input Files tab by clicking it. In the Input Files tab, do the following:
- Click the Add Bitstream button, browse to your SOF file, then click Open.
- Click the newly added design.sof file, then click Properties. In the HPS settings > Bootloader section, click the “..” browse button, go to the location of your HPS FSBL hex file, select it and click Open.
The Quartus® Prime Programming File Generator window is displayed:Figure 30. Quartus® Prime Programming File Generator Pro Edition Window: Input Files - Switch to the Configuration Device tab by clicking it. In the Configuration Device tab, do the following:
- Click Add device, select your desired flash device (in this example MT25QU128) then click OK
- Click the newly added device, then click Add Partition. In the partition window, leave Name as “P1”, select Input file to be “Bitstream_1 (design.sof)” and leave Page as “0”, Address Mode as “Auto”, then click OK.
- Under Flash Loader, click the Select.. button, then select Agilex™ 7 under Device Family, and AGFB014R24AR0 under Device Name. Click OK.
The Quartus® Prime Programming File Generator window is displayed:Figure 31. Quartus® Prime Programming File Generator Pro Edition Window: Configuration Device - Click the Generate button. Once the files are generated, a confirmation message is received.
- Optionally, go to File > Save or File > Save As to save the configuration in a .pfg file. You can generate the output again by applying the same options by running the command line version of the tool like this: “quartus_pfg -c <filename.pfg>”.