Intel® Agilex™ SoC FPGA Boot User Guide

ID 683389
Date 11/10/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1. Introduction

Updated for:
Intel® Quartus® Prime Design Suite 21.4

This user guide describes the Intel® Agilex™ SoC FPGA boot flow, boot sources, and how to generate a bitstream required for successful booting of the device. The details provided in this boot user guide include:

  • The typical boot flows and boot stages of the Intel® Agilex™ SoC FPGA.
  • The supported system layout for different hard processor system (HPS) boot modes.
  • How to use Intel® Quartus® Prime Pro Edition to generate the configuration bitstream.