Visible to Intel only — GUID: vwb1502123013869
Ixiasoft
1. Introduction
2. FPGA Configuration First Mode
3. HPS Boot First Mode
4. Creating the Configuration Files
5. Golden System Reference Design and Design Examples
6. Configuring the FPGA Fabric from HPS Software
7. Debugging the Intel® Agilex™ SoC FPGA Boot Flow
A. Document Revision History for Intel® Agilex™ SoC FPGA Boot User Guide
Visible to Intel only — GUID: vwb1502123013869
Ixiasoft
1. Introduction
Updated for: |
---|
Intel® Quartus® Prime Design Suite 21.4 |
This user guide describes the Intel® Agilex™ SoC FPGA boot flow, boot sources, and how to generate a bitstream required for successful booting of the device. The details provided in this boot user guide include:
- The typical boot flows and boot stages of the Intel® Agilex™ SoC FPGA.
- The supported system layout for different hard processor system (HPS) boot modes.
- How to use Intel® Quartus® Prime Pro Edition to generate the configuration bitstream.