Visible to Intel only — GUID: rap1510893492853
Ixiasoft
1. Introduction
2. FPGA Configuration First Mode
3. HPS Boot First Mode
4. Creating the Configuration Files
5. Golden System Reference Design and Design Examples
6. Configuring the FPGA Fabric from HPS Software
7. Debugging the Intel® Agilex™ SoC FPGA Boot Flow
A. Document Revision History for Intel® Agilex™ SoC FPGA Boot User Guide
Visible to Intel only — GUID: rap1510893492853
Ixiasoft
7.2. Debugging the HPS Bootloader Using the Arm* DS* Intel® SoC FPGA Edition
You can debug the bootloader by using Arm* DS* Intel® SoC FPGA Edition. In order to do that, you need a JTAG connection, so you must enable the HPS Debug Access Port to be accessible through either the SDM or HPS pins.
For more information, refer to the Device and Pin Options section.
For instructions about debugging the Bootloader with Arm* DS* Intel® SoC FPGA Edition, refer to the following web pages on RocketBoards.org: