Intel® Agilex™ SoC FPGA Boot User Guide

ID 683389
Date 11/10/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.1.1. HPS Reset Pin

You can configure this pin through Intel® Quartus® Prime Pro Edition.

Table 21.  HPS Reset Pins
Pin Function Possible Settings Functional Description
HPS cold nreset SDM_IO0, SDM_IO10-16 Assert this pin to trigger cold reset to the HPS. If the HPS is cold reset via software, this pin becomes an output pin and remain low until the HPS cold reset sequence is complete.