Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices
Visible to Intel only — GUID: nik1412634866673
Ixiasoft
Visible to Intel only — GUID: nik1412634866673
Ixiasoft
1.4.5. Creating a Fractional PLL (fPLL) using Altera PLL
The design example uses the Altera PLL v12.1 to configure an fPLL to clock the transceiver channel at 2500 Mbps.
To connect the Native PHY IP to the fPLL, you must turn on the Use external TX PLL option in the Native PHY IP. You can instantiate this IP in the MegaWizard Plug-in Manager > IO > Altera PLL v12. Refer to the figure below to set the parameters in the fPLL.