Visible to Intel only — GUID: nik1412634852862
Ixiasoft
Visible to Intel only — GUID: nik1412634852862
Ixiasoft
1.4. Arria V GX Dynamic Reconfiguration Design Example
The reconfiguration commands are controlled through the System Console tool that ships with the Quartus II software. This design example demonstrates the following reconfiguration methods:
- Streamer-based reconfiguration
- The MIF streaming reconfiguration is used to switch the TX PLLs that are connected to the transceiver channel.
- Register-based reconfiguration
- Changing VOD setting
- Triggering DCD calibration manually
The design example consists of the following modules. The numbers refer to the position of the modules in the following figure. The system-level diagram shows how the different modules interact in the reconfiguration design example.
- Arria V GX Transceiver Native PHY IP
- Transceiver Reconfiguration Controller
- Qsys system
- PHY Reset Controller
- CMU PLL – Transceiver PLL
- Fractional PLL (fPLL) – Altera fPLL
- ROM containing the MIF for reconfiguration
- In-System Sources and Probes (ISSP)
The design example also contains a PRBS data generator and checker. The data generator generates a PRBS15 data pattern. The data checker verifies the PRBS15 data received.
- Creating the Qsys System
- Creating the Transceiver Native PHY IP
- Creating the Reconfiguration Controller
- Creating the CMU PLL Using an Arria V Transceiver PLL
- Creating a Fractional PLL (fPLL) using Altera PLL
- Creating the Transceiver PHY Reset Controller
- Creating a ROM that Contains the MIF for Reconfiguration
- Compiling the Design Example
- Creating In-System Sources and Probes (ISSP)
- Performing Reconfiguration with the System Console Tool