Visible to Intel only — GUID: hco1410462327201
Ixiasoft
Visible to Intel only — GUID: hco1410462327201
Ixiasoft
7.1. DisplayPort Intel® FPGA IP Source Parameters
You set parameters for the source using the DisplayPort Intel® FPGA IP parameter editor.
Parameter |
Description |
---|---|
Device family |
Select the targeted device family: Intel® Agilex™ , Intel® Stratix® 10, Intel® Arria® 10, Intel® Cyclone® 10 GX, Arria V GX, Arria V GZ, Cyclone V, or Stratix V. |
Support DisplayPort source |
Turn on to enable DisplayPort source. |
Maximum video input color depth |
Determines the maximum video input color depth (bits per color) supported by the DisplayPort source. Select 6, 8, 10, 12 or 16 bpc.
Note: DisplayPort source supports RGB, YCbCr 4:4:4, YCbCr 4:2:2, and YCbCr 4:2:0 video formats by default.
|
TX maximum link rate |
Select the maximum link rate supported: 10 Gbps, 8.1 Gbps, 5.4 Gbps, 2.7 Gbps, or 1.62 Gbps.
Note: Cyclone V devices only support up to 2.7 Gbps. 8.10 Gbps is only available in quad symbols per clock for Intel® Arria® 10, Intel® Cyclone® 10 GX, Intel® Stratix® 10, and Intel® Agilex™ devices.
Note: 10 Gbps is only available on Intel® Stratix® 10 devices.
|
Maximum lane count |
Select the maximum lanes supported: 1, 2, or 4.
Note: If you turn on the Support MST parameter, the maximum lane count is fixed to 4 lanes.
|
Symbol output mode |
Determines the TX transceiver data width in symbols per clock. Select dual (20 bits) or quad (40 bits). Dual symbol mode saves logic resource but requires the core to run at twice the clock frequency of quad symbol mode. If timing closure is a problem in the device, you should consider using quad symbol mode.
Note: For 8.1 Gbps and above, this option is limited to Quad (40 bits).
|
Pixel input mode |
Select the number of pixels per clock (single, dual, or quad symbol).
|
Scrambler seed value |
Select the initial seed value for the scrambler block.
Note: DP2.0 UHBR10 link rate limits this to 16’hFFFF.
|
Enable Video input Image port |
Turn on to enable the video image interface. Turn off to use the traditional HSYNC/VSYNC/DE video input interface. |
Support analog reconfiguration |
Turn on to reconfigure VOD and pre-emphasis values. |
Enable AUX debug stream |
Turn on to send source AUX traffic output to an Avalon-ST port. |
Support CTS test automation |
Turn on to support CTS test automation. |
Support GTC |
The Global Time Code (GTC) feature is not available. However, if you want to use this feature, contact your nearest Intel FPGA sales representative or file a Service Request. |
Support secondary data channel |
Turn on to enable secondary data. |
Support audio data channel |
Turn on to enable audio packet encoding.
Note: To use this parameter, you must turn on the Support secondary data channel parameter.
|
Number of audio data channels |
Select the number of audio channels (2 or 8). |
Support MST |
Turn on to enable multi-stream support.
Note: For multi-stream support, the maximum lane count is fixed to four lanes.
Note:
In DP2.0, turn on to enable multiple stream support and set the max stream count accordingly. |
Max stream count |
Specify the maximum amount of streams supported: 2, 3, or 4.
Note: To use this parameter, you must turn on the Support MST parameter.
|
Support HDCP 1.3 |
Turn on to enable HDCP 1.3 TX support. This parameter can only be used when you specify these settings:
Note: The HDCP-related parameters are not included in the Intel® Quartus® Prime Pro Edition software. To access the HDCP feature, contact Intel at https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html .
|
Support HDCP 2.3 |
Turn on to enable HDCP 2.3 TX support. This parameter can only be used when you specify these settings:
Note: The HDCP-related parameters are not included in the Intel® Quartus® Prime Pro Edition software. To access the HDCP feature, contact Intel at https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html .
|
Support HDCP Key Management | Turn on to enable HDCP key management support. To use this parameter, you must turn on the Support HDCP 1.3 or Support HDCP 2.3 parameters.
Note:
|