DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 1/24/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: hco1410462400375

Ixiasoft

Document Table of Contents

6.6.3.1. Link Parameters Interface

The sink provides link level data for debugging and configuring external components using the rx_lane_count port.