Visible to Intel only — GUID: use1554098659134
Ixiasoft
1.1. Features
1.2. Hardware and Software Requirements
1.3. Design System Architecture Overview
1.4. Dynamic Reconfiguration Overview
1.5. PHY Lite Per-Bit Overview
1.6. Compiling the Reference Design
1.7. Hardware Testing
1.8. Document Revision History for AN 888: PHY Lite for Parallel Interfaces Reference Design with Dynamic Reconfiguration for Intel® Stratix® 10 Devices
1.9. Appendix A: HiLo Loopback Card Pin Connections
1.10. Appendix B: Retrieving Lane and Pin Information
1.11. Appendix C: Decoding Parameter Table
Visible to Intel only — GUID: use1554098659134
Ixiasoft
1.7.4.2. Random Data Transfer Result
Start the random data transfer by using this command in command prompt B:
quartus_stp -t issp.tcl <project.qpf> 1 1
The figure below shows the result log on command prompt A. The log data displays the following information:
- The number of words being transferred.
- The expected data value.
- The received data value.
- The passing/failing status of the test.
Figure 20. Random Data Transfer Log