Visible to Intel only — GUID: jwr1554087166807
Ixiasoft
1.1. Features
1.2. Hardware and Software Requirements
1.3. Design System Architecture Overview
1.4. Dynamic Reconfiguration Overview
1.5. PHY Lite Per-Bit Overview
1.6. Compiling the Reference Design
1.7. Hardware Testing
1.8. Document Revision History for AN 888: PHY Lite for Parallel Interfaces Reference Design with Dynamic Reconfiguration for Intel® Stratix® 10 Devices
1.9. Appendix A: HiLo Loopback Card Pin Connections
1.10. Appendix B: Retrieving Lane and Pin Information
1.11. Appendix C: Decoding Parameter Table
Visible to Intel only — GUID: jwr1554087166807
Ixiasoft
1.2. Hardware and Software Requirements
To test the reference design, ensure that you have the appropriate hardware and software.
Hardware
- Intel® Stratix® 10 GX FPGA Development Kit (Device OPN: 1SG280LU2F50E2VG )
- HiLo loopback card
- Intel® FPGA Download Cable
Software
- Intel® Quartus® Prime Pro Edition software version 19.1
- phylite_top.qar file