Visible to Intel only — GUID: tdb1554098000825
Ixiasoft
1.1. Features
1.2. Hardware and Software Requirements
1.3. Design System Architecture Overview
1.4. Dynamic Reconfiguration Overview
1.5. PHY Lite Per-Bit Overview
1.6. Compiling the Reference Design
1.7. Hardware Testing
1.8. Document Revision History for AN 888: PHY Lite for Parallel Interfaces Reference Design with Dynamic Reconfiguration for Intel® Stratix® 10 Devices
1.9. Appendix A: HiLo Loopback Card Pin Connections
1.10. Appendix B: Retrieving Lane and Pin Information
1.11. Appendix C: Decoding Parameter Table
Visible to Intel only — GUID: tdb1554098000825
Ixiasoft
1.6. Compiling the Reference Design
Follow these steps to set up and run the simulation reference design.
- Download the reference design files from Design Store and restore the design using Intel® Quartus® Prime Pro Edition software. For more information about the guideline to download and install the reference design files, refer to Getting Started with the Design Store in the related information.
- Open the reference design file (phylite_top.qpf) after successfully installing the design templates.
- From the Intel® Quartus® Prime Pro Edition software, open the dut_INPUT.qsys and dut_OUTPUT.qsys files. Make sure that the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP has the same configuration, as shown in the following figures:
Figure 9. General Tab Configuration for DUT_INPUT ModuleFigure 10. Group 0 Tab Configuration for DUT_INPUT ModuleFigure 11. General Tab Configuration for DUT_OUTPUT ModuleFigure 12. Group 0 Tab Configuration for DUT_OUTPUT Module
- From the Intel® Quartus® Prime Pro Edition software, click Processing > Start Compilation to compile the reference design.
Related Information