AN 888: PHY Lite for Parallel Interfaces Reference Design with Dynamic Reconfiguration for Intel® Stratix® 10 Devices

ID 683220
Date 9/11/2020
Public
Document Table of Contents

1.6. Compiling the Reference Design

Follow these steps to set up and run the simulation reference design.

  1. Download the reference design files from Design Store and restore the design using Intel® Quartus® Prime Pro Edition software. For more information about the guideline to download and install the reference design files, refer to Getting Started with the Design Store in the related information.
  2. Open the reference design file (phylite_top.qpf) after successfully installing the design templates.
  3. From the Intel® Quartus® Prime Pro Edition software, open the dut_INPUT.qsys and dut_OUTPUT.qsys files. Make sure that the PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP has the same configuration, as shown in the following figures:
    Figure 9. General Tab Configuration for DUT_INPUT Module
    Figure 10. Group 0 Tab Configuration for DUT_INPUT Module
    Note: Intel® recommends that you optimize the terminations (OCT) to achieve good signal integrity to help maximize the data margins obtained after calibration.
    Figure 11. General Tab Configuration for DUT_OUTPUT Module
    Figure 12. Group 0 Tab Configuration for DUT_OUTPUT Module
    Note: Intel® recommends that you optimize the terminations (OCT) to achieve good signal integrity to help maximize the data margins obtained after calibration.
  4. From the Intel® Quartus® Prime Pro Edition software, click Processing > Start Compilation to compile the reference design.