Visible to Intel only — GUID: trp1477472110552
Ixiasoft
Visible to Intel only — GUID: trp1477472110552
Ixiasoft
3.1.7.2.2. Parallel Flash Loader II Intel® FPGA IP Signals
Pin | Type | Weak Pull-Up | Function |
---|---|---|---|
pfl_nreset | Input | — | Asynchronous reset for the Parallel Flash Loader II Intel® FPGA IP. Pull high to enable FPGA configuration. To prevent FPGA configuration, pull low when you do not use the Parallel Flash Loader II Intel® FPGA IP. This pin does not affect the Parallel Flash Loader II Intel® FPGA IP flash programming functionality. |
pfl_flash_access_granted | Input | — | For system-level synchronization. A processor or any arbiter that controls access to the flash drives this input pin. To use the Parallel Flash Loader II Intel® FPGA IP function as the flash master pull this pin high. Driving the pfl_flash_access_granted pin low prevents the JTAG interface from accessing the flash and FPGA configuration. |
pfl_clk | Input | — | User input clock for the device. This is the frequency you specify for the What is the external clock frequency? parameter on the Configuration tab of the Parallel Flash Loader II Intel® FPGA IP. This frequency must not be higher than the maximum DCLK frequency you specify for FPGA during configuration. This pin is not available if you are only using the Parallel Flash Loader II Intel® FPGA IP for flash programming. |
fpga_pgm[] | Input | — | Determines the page for the configuration. This pin is not available if you are only using the Parallel Flash Loader II Intel® FPGA IP for flash programming. |
fpga_conf_done | Input | 10 kΩ Pull-Up Resistor | Connects to the CONF_DONE pin of the FPGA. The FPGA releases the pin high if the configuration is successful. During FPGA configuration, this pin remains low. This pin is not available if you are only using the Parallel Flash Loader II Intel® FPGA IP for flash programming. |
fpga_nstatus | Input | 10 kΩ Pull-Up Resistor | Connects to the nSTATUS pin of the FPGA. This pin is high before the FPGA configuration begins and must stay high during FPGA configuration. If a configuration error occurs, the FPGA pulls this pin low and the Parallel Flash Loader II Intel® FPGA IP stops reading the data from the flash memory device. This pin is not available if you are only using the Parallel Flash Loader II Intel® FPGA IP for flash programming. |
pfl_nreconfigure | Input | — | When low initiates FPGA reconfiguration. To implement manual control of reconfiguration connect this pin to a switch. You can use this input to write your own logic in a CPLD to trigger reconfiguration via the Parallel Flash Loader II Intel® FPGA IP. You can use pfl_nreconfigure to drive the fpga_nconfig output signal initiating reconfiguration. The pfl_clk pin registers this signal. This pin is not available if you are only using the Parallel Flash Loader II Intel® FPGA IP for flash programming. |
pfl_flash_access_request | Output | — | For system-level synchronization. When necessary, this pin connects to a processor or an arbiter. The Parallel Flash Loader II Intel® FPGA IP drives this pin high when the JTAG interface accesses the flash or the Parallel Flash Loader II Intel® FPGA IP configures the FPGA. This output pin works in conjunction with the flash_noe and flash_nwe pins. |
flash_addr[] | Output | — | The flash memory address. The width of the address bus depends on the density of the flash memory device and the width of the flash_data bus. Intel recommends that you turn On the Set flash bus pins to tri-state when not in use option in the Parallel Flash Loader II Intel® FPGA IP. |
flash_data[] | Input or Output (bidirectional pin) | — | Bidirectional data bus to transmit or receive 8-, 16-, or 32-bit13 data. Intel recommends that you turn On the Set flash bus pins to tri-state when not in use option in the Parallel Flash Loader II Intel® FPGA IP. 14 |
flash_nwe | Output | — | Connects to the nWE pin of the flash memory device. When low enables write operations to the flash memory device. |
flash_noe | Output | — | Connects to the nOE pin of the flash memory device. When low enables the outputs of the flash memory device during a read operation. |
flash_clk | Output | — | For burst mode. Connects to the CLK input pin of the flash memory device. The active edges of CLK increment the flash memory device internal address counter. The flash_clk frequency is half of the pfl_clk frequency in burst mode for a single CFI flash. In dual CFI flash solution, the flash_clk frequency runs at a quarter of the pfl_clk frequency. Use this pin for burst mode only. Do not connect these pins from the flash memory device to the host if you are not using burst mode. |
flash_nadv | Output | — | For burst mode. Connects to the address valid input pin of the flash memory device. Use this signal to latch the start address. Use this pin for burst mode only. Do not connect these pins from the flash memory device to the host if you are not using burst mode. |
flash_nreset | Output | — | Connects to the reset pin of the flash memory device. A low signal resets the flash memory device. |
fpga_nconfig | Open Drain Output | 10-kW Pull-Up Resistor | Connects to the nCONFIG pin of the FPGA. A low pulse resets the FPGA and initiates configuration. These pins are not available for the flash programming option in the Parallel Flash Loader II Intel® FPGA IP. 14 |
pfl_reset_watchdog | Input | — | A switch signal to reset the watchdog timer before the watchdog timer times out. To reset the watchdog timer hold the signal high or low for at least two pfl_clk clock cycles. |
pfl_watchdog_error | Output | — | When high indicates an error condition to the watchdog timer. |