Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs

ID 813773
Date 7/24/2024
Public
Document Table of Contents

1.1.1. Configuration and Related Signals

The following figure shows the configuration interfaces and configuration-related device functions. Pins shown in dark blue use dedicated SDM I/Os. Pins shown in black use general purpose I/Os (GPIOs). Pins shown in red are dedicated JTAG I/Os.

You specify SDM I/O pin functions using the Device > Configuration > Device and Pin Options dialog box in the Quartus® Prime software.

Figure 1.  Agilex™ 5 Configuration Interfaces

This user guide discusses most of the interfaces shown in the figure. Refer to the separate Agilex™ 5 Configuration via Protocol (CvP) Implementation User Guide and Agilex™ 5 Power Management User Guide for more information about those features.