Visible to Intel only — GUID: ces1535575178668
Ixiasoft
Visible to Intel only — GUID: ces1535575178668
Ixiasoft
3.2.3. AS Using Multiple Serial Flash Devices
Agilex™ 5 devices support one AS x4 flash memory device for AS configuration. Once the device enters user mode, you can then use up to four AS x4 flash memories with Mailbox Client Intel® FPGA IP or HPS as data storage. The MSEL pins operate as MSEL only during POR state. After SDM samples the MSEL pins during the boot ROM state for AS x4 mode, the SDM repurposes the MSEL pins as chip select pins. You must ensure appropriate chip select pin connections to the configuration AS x4 flash memory and the HPS AS x4 flash memory. Each flash device has a dedicated AS_nCSO pin but shares other pins.
Refer to Command Sequence to Perform Quad SPI Operations for additional information about accessing multiple serial flash devices via Mailbox Client Intel® FPGA IP.
The following table shows the maximum supported AS_CLK frequency for a range of capacitance loading values when using multiple flash devices. The maximum AS_CLK frequency also depends on whether you use the OSC_CLK_1 or internal oscillator as the clock source.
Capacitance Loading (pF) | Maximum Supported AS_CLK (MHz) | |
---|---|---|
OSC_CLK_116 (MHz) | Internal Oscillator (MHz) | |
10 | 166/125 | 115 |
30 | 100 | 77 |
37 | 71.5 | 77 |
80 | 50 | 58 |
140 | 25 | 25 |