Visible to Intel only — GUID: hyr1566295650143
Ixiasoft
1. Agilex™ 5 SEU Mitigation Overview
2. Agilex™ 5 CRAM Error Mitigation
3. Retrieving SEU Statistic using Mailbox Command
4. Secure Device Manager ECC and SmartVID Errors Detection
5. Agilex™ 5 SEU Mitigation Implementation Guides
6. IP and Software References
7. Document Revision History for the SEU Mitigation User Guide: Agilex™ 5 FPGAs and SoCs
5.6.1. Launching and Setting Up the Fault Injection Debugger
5.6.2. Configuring Your Device using a Software Object File (.sof)
5.6.3. Constraining Regions for Fault Injection
5.6.4. Injecting Errors to Predefined Safe Locations
5.6.5. Blowing Fuse Bit to Enable Injecting All Error Types
5.6.6. Injecting Errors to Random Locations
5.6.7. Injecting Errors to Specific Locations
5.6.8. Injecting Double Adjacent Errors
5.6.9. Injecting SDM ECC Errors
Visible to Intel only — GUID: hyr1566295650143
Ixiasoft
5.6.3. Constraining Regions for Fault Injection
After loading a .smh file, specify the ASD regions for the Fault Injection Debugger to inject faults.
Before you begin, program the .smh file into memory.
- Right-click the FPGA in the Device chain box, and select Show Device Sensitivity Map.
The device sensitivity map displays.Figure 9. Device Sensitivity Map Viewer
- In the Check region(s) to inject column, select one or more ASD regions where you want the Fault Injection Debugger to inject faults.
Related Information