Visible to Intel only — GUID: joa1680717008004
Ixiasoft
2.1. Device Footprint
2.2. Power Management
2.3. Configuration
2.4. Design Security Differences
2.5. Logic Elements and Embedded Memory
2.6. PLL and Clock Network
2.7. Digital Signal Processing (DSP)
2.8. I/O Interfaces
2.9. LVDS SERDES Interface
2.10. Sensor Monitoring System
2.11. MIPI D-PHY Interface
2.12. External Memory Interface (EMIF)
2.13. Hard Processor System (HPS)
2.14. Transceiver and Serial Protocols
2.15. PCIe Interface
2.16. Ethernet Interface
2.3.1. General Configuration Pin and Sequences
2.3.2. Device Configuration and the Secure Device Manager (SDM)
2.3.3. Active Serial (AS) Configuration
2.3.4. Avalon® -ST Configuration
2.3.5. JTAG Configuration
2.3.6. Configuration via Protocol (CvP)
2.3.7. QSPI Flash Access and Remote System Upgrade Feature
2.3.8. SEU Features
2.3.9. Configuration File Format Differences
Visible to Intel only — GUID: joa1680717008004
Ixiasoft
1. Overview
Updated for: |
---|
Intel® Quartus® Prime Design Suite 24.3 |
The Cyclone® V to Agilex™ 5 Device Migration Guide provides guidelines and recommendations for migrating your design from Cyclone® V to Agilex™ 5 devices. These guidelines can help bridge your understanding of the Agilex™ 5 device features and the Quartus® Prime Pro Edition software design flow compared to Cyclone® V devices, thereby accelerating design migration efforts.