AN 555: True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs

ID 776775
Date 5/19/2023
Public

TDS I/O External Termination

Analyze the electrical specification requirement of the LVDS interface and ensure that the common-mode voltage for your LVDS data rate conforms to the data sheet specification.
  • Use AC coupling and external voltage bias circuitry if the common-mode voltage of the output buffer does not match the differential receiver input common-mode voltage.
  • Consider using a dedicated VICM voltage supply for wide LVDS interfaces that share a common VICM reference voltage.
Note: Intel recommends that you use SPICE or IBIS models to verify your AC-coupled or DC-coupled termination.