Visible to Intel only — GUID: dhx1681690975903
Ixiasoft
AC Coupling and DC Coupling
TDS I/O On-Chip Termination
TDS I/O External Termination
Termination and Biasing Schemes for TDS Transmitters and Receivers
Simulation: Intel Agilex® 7 M-Series FPGA as TDS Receiver
Simulation: Intel Agilex® 7 M-Series FPGA as TDS Transmitter
Summary
Document Revision History for AN 555: True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs
Visible to Intel only — GUID: dhx1681690975903
Ixiasoft
Document Revision History for AN 555: True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs
Document Version | Changes |
---|---|
2023.05.19 | Initial release. |