AN 555: True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs

Download PDF
ID 776775
Date 5/19/2023
Public
Document Table of Contents
Document Table of Contents x
True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs
True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs x
AC Coupling and DC Coupling TDS I/O On-Chip Termination TDS I/O External Termination Termination and Biasing Schemes for TDS Transmitters and Receivers Simulation: Intel Agilex® 7 M-Series FPGA as TDS Receiver Simulation: Intel Agilex® 7 M-Series FPGA as TDS Transmitter Summary Document Revision History for AN 555: True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs
AC Coupling and DC Coupling x
Capacitors and Components Selection
Termination and Biasing Schemes for TDS Transmitters and Receivers x
Schematic Topology for Transmitter and Receiver Buffers Recommended Topologies for TDS, LVDS, RSDS, Mini-LVDS, and LVPECL
Simulation: Intel Agilex® 7 M-Series FPGA as TDS Receiver x
Simulation Results
Simulation: Intel Agilex® 7 M-Series FPGA as TDS Transmitter x
Simulation Results
True Differential Signaling Termination and Biasing for Intel Agilex® 7 M-Series and Intel Agilex® 5 FPGAs

Simulation: Intel Agilex® 7 M-Series FPGA as TDS Transmitter

In the transmitter simulation, the TDS transmitter is the Intel Agilex® 7 M-Series FPGA. The JEDEC-compliant LVDS receiver is the Intel® Arria® 10 FPGA.
Table 5.  Simulation Conditions
Item Conditions
Simulator Siemens* HyperLynx LineSim VX.2.11_Update2 build 20026110
Transmitter Intel Agilex® 7 M-Series FPGA 1.3 V TDS buffer
Receiver Intel® Arria® 10 FPGA LVDS buffer
Data Rate 600 Mbps and 750 Mbps
Measurement At the far end receiver
Figure 9. Simulation Topology—Data Rate ≤ 700 Mbps (600 Mbps)


Figure 10. Simulation Topology—Data Rate > 700 Mbps (750 Mbps)



Section Content
Simulation Results

Level Two Title