Agilex™ 7 Device Family Pin Connection Guidelines: M-Series

Download PDF
ID 776197
Date 11/04/2024
Public
Document Table of Contents
Document Table of Contents x
1. Agilex™ 7 Device Family Pin Connection Guidelines: M-Series
1. Agilex™ 7 Device Family Pin Connection Guidelines: M-Series x
1.1. Pins Status for Agilex™ 7 M-Series Devices 1.2. Agilex™ 7 M-Series FPGA Core Pins 1.3. Agilex™ 7 M-Series HBM2E Pins 1.4. Agilex™ 7 M-Series F-Tile Pins 1.5. Agilex™ 7 M-Series R-Tile Pins 1.6. Agilex™ 7 M-Series Hard Processor System (HPS) Pins 1.7. Agilex™ 7 M-Series Power Supply Sharing Guidelines 1.8. Notes to Agilex™ 7 M-Series Device Family Pin Connection Guidelines 1.9. Document Revision History for the Agilex™ 7 Device Family Pin Connection Guidelines: M-Series
1.2. Agilex™ 7 M-Series FPGA Core Pins x
1.2.1. Clock and PLL Pins 1.2.2. Dedicated Configuration/JTAG Pins 1.2.3. Optional/Dual-Purpose Configuration Pins 1.2.4. Differential I/O Pins 1.2.5. External Memory Interface Pins 1.2.6. Voltage Sensor and Voltage Reference Pins 1.2.7. Remote Temperature Sensing Diode Pins 1.2.8. Reference Pins 1.2.9. No Connect and DNU Pins 1.2.10. Power Supply Pins 1.2.11. Secure Device Manager (SDM) Pins 1.2.12. Secure Device Manager (SDM) Optional Signal Pins
1.3. Agilex™ 7 M-Series HBM2E Pins x
1.3.1. HBM2E Power Supply Pins 1.3.2. HBM2E Signal Pins
1.4. Agilex™ 7 M-Series F-Tile Pins x
1.4.1. F-Tile Power Supply Pins 1.4.2. F-Tile Transceiver Pins
1.5. Agilex™ 7 M-Series R-Tile Pins x
1.5.1. R-Tile Power Supply Pins 1.5.2. R-Tile Transceiver Pins
1.6. Agilex™ 7 M-Series Hard Processor System (HPS) Pins x
1.6.1. HPS Supply Pins 1.6.2. HPS Oscillator Clock Input Pin 1.6.3. HPS JTAG Pins 1.6.4. HPS GPIO Pins 1.6.5. HPS SDMMC Pins 1.6.6. HPS NAND Pins 1.6.7. HPS USB Pins 1.6.8. HPS EMAC Pins 1.6.9. HPS I2C_EMAC and MDIO Pins 1.6.10. HPS I2C Pins 1.6.11. HPS SPI Pins 1.6.12. HPS UART Pins 1.6.13. HPS Trace Pins
1.7. Agilex™ 7 M-Series Power Supply Sharing Guidelines x
1.7.1. Example 1— Agilex™ 7 M-Series Devices with R-Tile, F-Tile and HBM2E Using DDR4 1.7.2. Example 2— Agilex™ 7 M-Series Devices with R-Tile, F-Tile and HBM2E Using DDR5 1.7.3. Example 3— Agilex™ 7 M-Series Devices with R-Tile and F-Tile, Without HBM2E Using DDR4 1.7.4. Example 4— Agilex™ 7 M-Series Devices with F-Tile only and HBM2E Using DDR4 1.7.5. Example 5— Agilex™ 7 M-Series Devices with F-Tile only and HBM2E Using DDR5 1.7.6. Example 6— Agilex™ 7 M-Series Devices with F-Tile only and Without HBM2E Using DDR5
1. Agilex™ 7 Device Family Pin Connection Guidelines: M-Series

1.6.11. HPS SPI Pins

Note: Altera recommends that you create a Quartus® Prime design, enter your device I/O assignments, and compile the design. The Quartus® Prime software checks your pin connections according to I/O assignment and placement rules. The rules differ from one device to another based on device density, package, I/O assignments, voltage assignments, and other factors that are not fully described in this document or the device user guides.
Table 27.  HPS SPI PinsThere are two SPI Master (SPIM0 and SPIM1) and two SPI Slave (SPIS0 and SPIS1) controllers for the Agilex™ 7 M-Series HPS.
HPS Pin Function Pin Description and Connection Guidelines Pin Type Valid Assignments (select from one of the group)
Group 1 Group 2 Group 3
SPIM0_CLK SPIM0 Clock. Output HPS_IOA_5 HPS_IOB_21 HPS_IOB_21
SPIM0_MOSI SPIM0 Master Out Slave In. Output HPS_IOA_6 HPS_IOB_22 HPS_IOB_22
SPIM0_MISO SPIM0 Master In Slave Out. Input HPS_IOA_7 HPS_IOB_19 HPS_IOB_23
SPIM0_SS0_N

SPIM0 Slave Select 0.

This is an active-low signal.

 Output HPS_IOA_8 HPS_IOB_20 HPS_IOB_24
SPIM0_SS1_N

SPIM0 Slave Select 1.

This is an active-low signal.

 Output HPS_IOA_1 HPS_IOB_18 HPS_IOB_18
SPIM1_CLK SPIM1 Clock. Output HPS_IOA_9 HPS_IOA_21 HPS_IOB_1
SPIM1_MOSI SPIM1 Master Out Slave In. Output HPS_IOA_10 HPS_IOA_22 HPS_IOB_2
SPIM1_MISO SPIM1 Master In Slave Out. Input HPS_IOA_11 HPS_IOA_23 HPS_IOB_3
SPIM1_SS0_N

SPIM1 Slave Select 0.

This is an active-low signal.

 Output HPS_IOA_12 HPS_IOA_24 HPS_IOB_4
SPIM1_SS1_N

SPIM1 Slave Select 1.

This is an active-low signal.

 Output HPS_IOA_2 HPS_IOA_20 HPS_IOB_5
SPIS0_CLK SPIS0 Clock. Input HPS_IOA_1 HPS_IOA_21 HPS_IOB_9
SPIS0_MOSI SPIS0 Master Out Slave In. Input HPS_IOA_2 HPS_IOA_22 HPS_IOB_10
SPIS0_MISO SPIS0 Master In Slave Out. Output HPS_IOA_4 HPS_IOA_24 HPS_IOB_12
SPIS0_SS0_N

SPIS0 Slave Select 0.

This is an active-low signal.

 Input HPS_IOA_3 HPS_IOA_23 HPS_IOB_11
SPIS1_CLK SPIS1 Clock. Input HPS_IOA_9 HPS_IOB_5 HPS_IOB_21
SPIS1_MOSI SPIS1 Master Out Slave In. Input HPS_IOA_10 HPS_IOB_6 HPS_IOB_22
SPIS1_MISO SPIS1 Master In Slave Out. Output HPS_IOA_12 HPS_IOB_8 HPS_IOB_24
SPIS1_SS0_N

SPIS1 Slave Select 0.

This is an active-low signal.

 Input HPS_IOA_11 HPS_IOB_7 HPS_IOB_23
Level Two Title