DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683887
Date 1/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4.5.1. LED Functions

The LEDs on the board indicates the demonstration status.
Table 34.  LED Indicators
LED Functions

user_led_g[0]

RX PHY ready status.
  • 0: Not ready
  • 1: Ready

user_led_g[1]

RX DisplayPort IP video lock status
  • 0: Unlocked
  • 1: Locked

user_led_g[2]

RX HDCP1x IP decryption status.
  • 0: Inactive
  • 1: Active

user_led_g[3]

RX HDCP2x IP decryption status.
  • 0: Inactive
  • 1: Active

user_led_r[1:0]

TX data rate.
  • 2'b00: RBR
  • 2'b01: HBR
  • 2'b10: HBR2
  • 2'b11: HBR3

user_led_r[2]

TX HDCP1x IP encryption status.
  • 0: Inactive
  • 1: Active

user_led_r[3]

TX HDCP2x IP encryption status.
  • 0: Inactive
  • 1: Active