5.1.7. Source Auxiliary Control Port

HDMI Intel® FPGA IP User Guide

Download PDF

ID 683798

Date 10/02/2023

Version

Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: vgo1401334023038

Ixiasoft

View Details

5.1.7. Source Auxiliary Control Port

To simplify the user logic, the source core has control ports to send the most common auxiliary control packets.

These packets are: General Control Packet, Auxiliary Video Information (AVI) InfoFrame, and HDMI Vendor Specific InfoFrame (VSI).

The core sends the default values in the auxiliary packets. The default values allow the core to send video data compatible with the HDMI 1.4b Specification with minimum description.

You can also override the generators using the customized input values. The override values replace the default values when the input checksum is non-zero.

Table 22. Insertion and Filtration
Auxiliary Packets		Insertion/Filtration	Frequency of Insertion
General Control Packet (GCP)	–	The core always inserts GCP packets from the GCP sideband upon the rising edge of `vsync`. The core always removes the GCP in the Auxiliary Data Port. You must provide the pixel packing and color depth information through the `gcp` port.	Once per frame.
Auxiliary Video Information (AVI) InfoFrame	info_avi[112]=1'b0	The core inserts `info_avi` when there is a non-zero bit upon the rising edge of `vsync`. The core send default values when all bits are zero. The core filters the AVI InfoFrame packet on the Auxiliary Data Port.	Once per frame.
Auxiliary Video Information (AVI) InfoFrame	Support FRL=0: info_avi[112] =1'b1 Support FRL =1: info_avi[122]=1'b1	The core does not insert `info_avi`. The AVI InfoFrame packet on the Auxiliary Data Port passes through.	Once per frame.
Vendor Specific InfoFrame (VSI)	info_vsi[61]=1'b0	The core inserts `info_vsi[60:0]` when there is a non-zero bit upon the rising edge of `vsync`. The core sends default values when all bits are zero. The core filters the VSI InfoFrame packet on the Auxiliary Data Port.	Once per frame.
Vendor Specific InfoFrame (VSI)	info_vsi[61]=1'b1	The core does not insert `info_vsi[60:0]`. The VSI InfoFrame packet on the Auxiliary Data Port passes through.	Once per frame.
Audio Metadata (AM)	audio_metadata[165]=1'b0	The core inserts audio_metadata[164:0] when `audio_format[3:0]` is 3D audio or MST audio upon the rising edge of `vsync`. The core filters the AM packet on the Auxiliary Data Port.	Once per frame.
Audio Metadata (AM)	audio_metadata[165]=1'b1	The core does not insert `audio_metadata[164:0]`. The AM packet on the Auxiliary Data Port passes through.	Once per frame.
Audio InfoFrame (AI)	audio_info_ai[48]=1'b0	The core inserts `audio_info_ai[47:0]` when there is a non-zero bit upon the rising edge of `vsync`. The core sends default values when all bits are zero. The core filters the AI packet on the Auxiliary Data Port.	Once per frame.
Audio InfoFrame (AI)	audio_info_ai[48]=1'b1	The core does not insert `audio_info_ai[47:0]`. The AI packet on the Auxiliary Data Port passes through.	Once per frame.
Audio Control Regeneration (ACR)	–	The core always inserts the `audio_N` and `audio_CTS`. The core does not filter the ACR packet in the auxiliary. If there is ACR packet in the Auxiliary Data Port, you must remove it before passing into the Auxiliary Data Port.	Every 1 ms.
Audio Sample	–	The core always inserts `audio_data`. The core does not filter the audio sample packet in the Auxiliary Data Port. If there is audio sample packet in the Auxiliary Data Port, you must remove it before passing into the Auxiliary Data Port.	Based on audio sample rate.

Select Your Language

Using Intel.com Search

Quick Links

Recent Searches

Advanced Search

Only search in

HDMI Intel® FPGA IP User Guide

5.1.7. Source Auxiliary Control Port