HDMI Intel® FPGA IP User Guide

ID 683798
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.1. HDMI Source Parameters

Table 63.  HDMI Source Parameters
Parameter Value Description
Device family
  • Intel Agilex® 7 F-Tile
  • Intel® Stratix® 10
  • Intel® Arria® 10
  • Intel® Cyclone® 10 GX
  • Arria V

  • Stratix V

Targeted device family. This parameter inherits the value from the project device.
Direction

Transmitter

Receiver

Select HDMI transmitter.
Pixels per clock 2 or 8 pixels per clock

Determines how many pixels are processed per clock.

  • When you turn off Support FRL, supports 2 pixels per clock.
  • When you turn on Support FRL, supports 8 pixels per clock.
Note: This parameter is available only with Intel® Arria® 10 and Intel® Stratix® 10 devices.
Transceiver width 20 or 40 bits Determines the required transceiver width. The transceiver width depends on the number of TMDS symbols processed in parallel (symbols per clock).
  • When you turn off Support FRL, transceiver width is 20 bits (2 symbols per clock).
  • When you turn on Support FRL, transceiver width is 40 bits (4 symbols per clock).
Note: This parameter is available only with Intel® Arria® 10 and Intel® Stratix® 10 devices.
Enable active video protocol AXIS-VVP Full,None Determines the input video data format.

When set to AXIS-VVP full, the video input follows the AXI streaming VVP full specification (Intel FPGA Streaming Video Protocol Specification).

When set to None, the video input is in clocked video format.

HDMI 2.1 variant FRL and TMDS, TMDS only Determines the selection of HDMI variant:
  • Select FRL and TMDS variant to enable HDMI IP to support both FRL and TMDS modes.
  • Select TMDS only variant to remove the FRL path for resource saving and only support TMDS mode in HDMI IP.
Support auxiliary On, Off Determines if auxiliary channel encoding is included. This parameter is turned on by default.

This parameter is always turned on when Support FRL is enabled.

Support deep color On, Off

Determines if the core can encode deep color formats. This parameter is turned on by default.

Support audio On, Off

Determines if the core can encode audio data.

To enable this parameter, you must also enable the Support auxiliary parameter. This parameter is turned on by default.

Support FRL On, Off

Turn on to enable the FRL path.

When enabled, the clock domains for the auxiliary and audio ports, and the internal modules are different Refer to the block diagram for more details.

Note: This parameter is available only with Intel® Arria® 10 and Intel® Stratix® 10 devices.
Support HDCP 2.3 On, Off

Turn on to enable HDCP 2.3 TX support. This parameter can only be used with Intel® Arria® 10 and Intel® Stratix® 10 devices.

Note: The HDCP-related parameters are not included in the Intel® Quartus® Prime Pro Edition software. To access the HDCP feature, contact Intel at https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html.
Support HDCP 1.4 On, Off

Turn on to enable HDCP 1.4 TX support. This parameter can only be used with Intel® Arria® 10 and Intel® Stratix® 10 devices.

Note: The HDCP-related parameters are not included in the Intel® Quartus® Prime Pro Edition software. To access the HDCP feature, contact Intel at https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html.
Support HDCP Key Management On, Off Turn on to enable HDCP key management support. You can only turn on this parameter if you turn on the Support HDCP 1.4 or Support HDCP 2.3 parameters.
Note:
  1. The HDCP-related parameters are not included in the Intel® Quartus® Prime Intel® Quartus® Prime Pro EditionIntel Quartus Prime Pro Edition software. To access the HDCP feature, contact Intel at https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html.
  2. The HDCP key management support from version 21.3 onwards is not compatible with the KEYENC version 21.2 and earlier. You need to re-encrypt the HDCP production keys using the KEYENC version 21.3 onwards. Refer to HDMI Intel Arria 10 FPGA IP Design Example User Guide and HDMI Intel Stratix 10 FPGA IP Design Example User Guide for more details.
Include I2C Master/Slave On, Off

Turn on to include an I2C controller in the HDMI source for DDC channel communication.

The I2C controller exposes an Avalon® memory-mapped interface for user control via NIOS.

Include I2C IO Pads On, Off Turn on to instantiate I2C I/O pads in the TX IP core component.
Note: This parameter is enabled only if you have turned on the Include I2C Master/Slave parameter.

When Enable Active Video Protocol is set to AXIS-VVP Full, Advanced Configuration tab appears in the HDMI source GUI. Advanced Configuration tab contains the following parameter:

Parameter Value Description
Video in and out use the same clock On, Off
  • When set to On, the AXI2CV core input and output are driven by the same clock source. You shall drive vid_clk and axi4s_clk with the same fixed clock source.
  • When set to Off, you shall drive vid_clk with the actual pixel rate / pixels per clock.

You shall set the axi4s_clk to a fixed clock frequency. The axi4s_clk clock frequency must be equal or greater than the actual pixel rate / pixels per clock.

Enable user-defined packet support On, Off When set to On, user defined packet support is enabled. You can transmit auxiliary data through the user packet register configuration using host processor. When set to Off, user defined packet support is disabled.
Enable AXIS auxiliary packet interface On, Off When set to On, AXI4-stream auxiliary packet interface is enabled. You can transmit auxiliary data through AXI4-stream auxiliary packet interface. When set to Off, AXI4-stream auxiliary packet interface support is disabled.