HDMI Intel® FPGA IP User Guide

ID 683798
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.4.2.4. F1_ACTIVE_LINE_COUNT (0x54)

Table 154.  F1_ACTIVE_LINE_COUNT (0x54)
Name Bit(s) Access Description Reset
Reserved 31:16
F1 active line count 15:0 RO The detected line count of the interlaced video field 1 excluding blanking. 0x0