HDMI Intel® FPGA IP User Guide

Download PDF
ID 683798
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. HDMI Intel® FPGA IP Quick Reference 2. HDMI Overview 3. HDMI Intel® FPGA IP Getting Started 4. HDMI Hardware Design Examples 5. HDMI Source 6. HDMI Sink 7. HDMI Parameters 8. HDMI Simulation Example 9. Registers 10. HDMI Intel® FPGA IP User Guide Archives 11. Document Revision History for the HDMI Intel® FPGA IP User Guide
1. HDMI Intel® FPGA IP Quick Reference x
1.1. Terms and Acronyms
2. HDMI Overview x
2.1. Release Information 2.2. Device Family Support 2.3. Feature Support 2.4. Resource Utilization
3. HDMI Intel® FPGA IP Getting Started x
3.1. Installing and Licensing Intel® FPGA IP Cores 3.2. Specifying IP Parameters and Options
3.1. Installing and Licensing Intel® FPGA IP Cores x
3.1.1. Intel® FPGA IP Evaluation Mode
4. HDMI Hardware Design Examples x
4.1. HDMI Hardware Design Examples for Intel® Arria® 10, Intel® Cyclone® 10 GX, Intel® Stratix® 10, and Intel Agilex® 7 F-Tile Devices 4.2. HDCP Over HDMI Design Example for Intel® Arria® 10 and Intel® Stratix® 10 Devices 4.3. HDMI Hardware Design Examples for Arria V and Stratix V Devices
4.3. HDMI Hardware Design Examples for Arria V and Stratix V Devices x
4.3.1. HDMI Hardware Design Components 4.3.2. HDMI Hardware Design Requirements 4.3.3. Design Walkthrough
4.3.1. HDMI Hardware Design Components x
4.3.1.1. Transceiver Native PHY (RX) 4.3.1.2. PLL Intel FPGA IP Cores 4.3.1.3. PLL Reconfig Intel FPGA IP Core 4.3.1.4. Multirate Reconfig Controller (RX) 4.3.1.5. Oversampler (RX) 4.3.1.6. DCFIFO 4.3.1.7. Sink Display Data Channel (DDC) & Status and Control Data Channel (SCDC) 4.3.1.8. Transceiver Reconfiguration Controller 4.3.1.9. VIP Bypass and Audio, Auxiliary and InfoFrame Buffers 4.3.1.10. Transceiver Native PHY (TX) 4.3.1.11. Transceiver PHY Reset Controller 4.3.1.12. Oversampler (TX) 4.3.1.13. Clock Enable Generator 4.3.1.14. Platform Designer System
4.3.1.14. Platform Designer System x
4.3.1.14.1. VIP Passthrough for HDMI Video Stream 4.3.1.14.2. Source SCDC Controller 4.3.1.14.3. Source Reconfiguration Controller
4.3.3. Design Walkthrough x
4.3.3.1. Set Up the Hardware 4.3.3.2. Copy the Design Files 4.3.3.3. Build and Compile the Design 4.3.3.4. View the Results
4.3.3.4. View the Results x
4.3.3.4.1. Push Buttons, DIP Switches and LED Functions
5. HDMI Source x
5.1. Source Functional Description 5.2. Source Interfaces 5.3. Source Clock Tree 5.4. Link Training Procedure 5.5. FRL Clocking Scheme 5.6. Valid Video Data 5.7. Source Deep Color Implementation When Support FRL = 0 5.8. Source Deep Color Implementation When Support FRL = 1 5.9. Variable Refresh Rate (VRR) and Auto Low Latency Mode (ALLM)
5.1. Source Functional Description x
5.1.1. Source Scrambler, TMDS/TERC4 Encoder 5.1.2. Source Video Resampler 5.1.3. Source Window of Opportunity Generator 5.1.4. Source Auxiliary Packet Encoder 5.1.5. Source Auxiliary Packet Generators 5.1.6. Source Auxiliary Data Path Multiplexers 5.1.7. Source Auxiliary Control Port 5.1.8. Source Audio Encoder 5.1.9. HDCP 1.4 TX Architecture 5.1.10. HDCP 2.3 TX Architecture 5.1.11. FRL Packetizer 5.1.12. FRL Character Block and Super Block Mapping 5.1.13. Reed-Solomon (RS) Forward Error Correction (FEC) Generation and Insertion 5.1.14. FRL Scrambler and Encoder 5.1.15. Source FRL Resampler 5.1.16. TX Core-PHY Interface 5.1.17. I2C Master 5.1.18. Pixel Repetition 5.1.19. AXI4-Stream to Clocked Video Converter (AXI2CV) 5.1.20. AXI4-Stream to Clocked Video Converter (AXI2CV) Remap 5.1.21. Avalon Memory-Mapped Demultiplexer 5.1.22. HDMI TX Register 5.1.23. HDMI TX Interrupt 5.1.24. TX AXI4-Stream Auxiliary Bridge 5.1.25. TX Auxiliary User Packet 5.1.26. TX AXI4-Stream Auxiliary Arbiter 5.1.27. TX AXI4-Stream Auxiliary Packetizer 5.1.28. TX Avalon-ST Auxiliary Arbiter
5.1.7. Source Auxiliary Control Port x
5.1.7.1. Source General Control Packet (GCP) 5.1.7.2. Source Auxiliary Video Information (AVI) InfoFrame Bit-Fields 5.1.7.3. Source HDMI Vendor Specific InfoFrame (VSI)
5.1.8. Source Audio Encoder x
5.1.8.1. Audio InfoFrame (AI) Bundle Bit-Fields 5.1.8.2. Audio Metadata Bundle Bit-Fields
5.1.16. TX Core-PHY Interface x
5.1.16.1. TX Oversampler 5.1.16.2. Clock Enable Generator
6. HDMI Sink x
6.1. Sink Functional Description 6.2. Sink Interfaces 6.3. Sink Clock Tree 6.4. Link Training Procedure 6.5. Sink Deep Color Implementation When Support FRL = 0 6.6. Sink Deep Color Implementation When Support FRL = 1
6.1. Sink Functional Description x
6.1.1. Sink Word Alignment and Channel Deskew 6.1.2. Sink Descrambler, TMDS/TERC4 Decoder 6.1.3. Sink Auxiliary Decoder 6.1.4. Sink Auxiliary Packet Capture 6.1.5. Sink Video Resampler 6.1.6. Sink Auxiliary Data Port 6.1.7. Sink Audio Decoder 6.1.8. Status and Control Data Channel (SCDC) Interface 6.1.9. HDCP 1.4 RX Architecture 6.1.10. HDCP 2.3 RX Architecture 6.1.11. FRL Depacketizer 6.1.12. Sink FRL Character Block and Super Block Demapper 6.1.13. Sink FRL Descrambler and Decoder 6.1.14. Sink FRL Resampler 6.1.15. RX Core-PHY Interface 6.1.16. I2C Slave 6.1.17. I2C and EDID RAM Blocks 6.1.18. Pixel De-repetition 6.1.19. Clocked Video to AXI4-Stream (CV2AXI) Remap 6.1.20. Clocked Video to AXI4-Stream Converter (CV2AXI) 6.1.21. Avalon Memory-Mapped Demultiplexer 6.1.22. HDMI RX Register 6.1.23. HDMI RX Interrupt 6.1.24. RX AXI4-Stream Auxiliary Bridge 6.1.25. RX Auxiliary Packet Filter 6.1.26. RX Auxiliary User Packetizer 6.1.27. Variable Refresh Rate(VRR) and Auto Low Latency Mode (ALLM)
6.1.6. Sink Auxiliary Data Port x
6.1.6.1. Sink General Control Packet (GCP) 6.1.6.2. Sink Auxiliary Video Information (AVI) InfoFrame Bit-Fields 6.1.6.3. Sink HDMI Vendor Specific InfoFrame (VSI)
6.1.7. Sink Audio Decoder x
6.1.7.1. Audio InfoFrame (AI) Bundle Bit-Fields 6.1.7.2. Audio Metadata Bundle Bit-Fields
6.1.15. RX Core-PHY Interface x
6.1.15.1. RX Oversampler
7. HDMI Parameters x
7.1. HDMI Source Parameters 7.2. HDMI Sink Parameters
8. HDMI Simulation Example x
8.1. Simulation Walkthrough
9. Registers x
9.1. HDMI Source Register 9.2. HDMI Source AXI2CV Register 9.3. HDMI Sink Register 9.4. HDMI Sink CV2AXI Register
9.1. HDMI Source Register x
9.1.1. HDMI Source Core Register Summary
9.1.1. HDMI Source Core Register Summary x
9.1.1.1. STATUS_CONTROL (0x00) 9.1.1.2. IRQ_STATUS (0x01) 9.1.1.3. IRQ_MASK (0x02) 9.1.1.4. VIDEO_FORMAT (0x03) 9.1.1.5. AVI_CONTROL (0x08) 9.1.1.6. AVI_PACKET_DATA0 (0x09) 9.1.1.7. AVI_PACKET_DATA1 (0x0A) 9.1.1.8. AVI_PACKET_DATA2 (0x0B) 9.1.1.9. AVI_PACKET_DATA3 (0x0C) 9.1.1.10. VSI_CONTROL (0x0D) 9.1.1.11. VSI_PACKET_HEADER (0x0E) 9.1.1.12. VSI_PACKET_DATA0 (0x0F) 9.1.1.13. VSI_PACKET_DATA1 (0x10) 9.1.1.14. USER_PACKET_STATUS_CONTROL (0x12) 9.1.1.15. USER_PACKET_HEADER (0x013) 9.1.1.16. USER_PACKET_DATA0 (0x014) 9.1.1.17. USER_PACKET_DATA1 (0x015) 9.1.1.18. USER_PACKET_DATA2 (0x016) 9.1.1.19. USER_PACKET_DATA3 (0x017) 9.1.1.20. USER_PACKET_DATA4 (0x018) 9.1.1.21. USER_PACKET_DATA5 (0x019) 9.1.1.22. USER_PACKET_DATA6 (0x01A) 9.1.1.23. USER_PACKET_DATA7 (0x01B) 9.1.1.24. AUDIO_INFOFRAME_CONTROL (0x20) 9.1.1.25. AUDIO_INFOFRAME_PACKET_DATA0 (0x21) 9.1.1.26. AUDIO_INFOFRAME_PACKET_DATA1 (0x22) 9.1.1.27. AUDIO_METADATA_CONTROL (0x24) 9.1.1.28. AUDIO_METADATA_PACKET_HEADER (0x025) 9.1.1.29. AUDIO_METADATA_PACKET_DATA0 (0x026) 9.1.1.30. AUDIO_METADATA_PACKET_DATA1 (0x027) 9.1.1.31. AUDIO_METADATA_PACKET_DATA2 (0x028) 9.1.1.32. AUDIO_METADATA_PACKET_DATA3 (0x029) 9.1.1.33. AUDIO_METADATA_PACKET_DATA4 (0x02A) 9.1.1.34. AUDIO_METADATA_PACKET_DATA5 (0x02B) 9.1.1.35. SCDC_FRL_CONTROL (0x031)
9.2. HDMI Source AXI2CV Register x
9.2.1. HDMI Source AXI2CV Register Summary 9.2.2. HDMI Source AXI2CV Register Description
9.2.2. HDMI Source AXI2CV Register Description x
9.2.2.1. STATUS (0x50) 9.2.2.2. VIDEO_MODE_MATCH (0x51) 9.2.2.3. VIDEO_MODE_BANK_SELECT (0x53) 9.2.2.4. VIDEO_MODE_CONTROL (0x54) 9.2.2.5. VIDEO_MODE_SAMPLE_COUNT(0x55) 9.2.2.6. VIDEO_MODE_F0_LINE_COUNT (0x56) 9.2.2.7. VIDEO_MODE_F1_LINE_COUNT (0x57) 9.2.2.8. VIDEO_MODE_HORIZONTAL_FRONT_PORCH (0x58) 9.2.2.9. VIDEO_MODE_HORIZONTAL_SYNC_LENGTH (0x59) 9.2.2.10. VIDEO_MODE_HORIZONTAL_BLANKING (0x5A) 9.2.2.11. VIDEO_MODE_VERTICAL_FRONT_PORCH (0x5B) 9.2.2.12. VIDEO_MODE_VERTICAL_SYNC_LENGTH (0x5C) 9.2.2.13. VIDEO_MODE_VERTICAL_BLANKING (0x5D) 9.2.2.14. VIDEO_MODE_F0_VERTICAL_FRONT_PORCH (0x5E) 9.2.2.15. VIDEO_MODE_F0_VERTICAL_SYNC_LENGTH (0x5F) 9.2.2.16. VIDEO_MODE_F0_VERTICAL_BLANKING (0x60) 9.2.2.17. VIDEO_MODE_ACTIVE_PICTURE_LINE (0x61) 9.2.2.18. VIDEO_MODE_F0_VERTICAL_RISING (0x62) 9.2.2.19. VIDEO_MODE_FIELD_RISING (0x63) 9.2.2.20. VIDEO_MODE_FIELD_FALLING (0x64) 9.2.2.21. VIDEO_MODE_HORIZONTAL_SYNC_POLARITY (0x6B) 9.2.2.22. VIDEO_MODE_VERTICAL_SYNC_POLARITY (0x6C) 9.2.2.23. VIDEO_MODE_VALID (0x6D)
9.3. HDMI Sink Register x
9.3.1. HDMI Sink Register Summary
9.3.1. HDMI Sink Register Summary x
9.3.1.1. STATUS (0x01) 9.3.1.2. IRQ_STATUS (0x02) 9.3.1.3. IRQ_MASK (0x03) 9.3.1.4. HOTPLUG (0x04) 9.3.1.5. LINK_MODE (0x05) 9.3.1.6. VIDEO_COLOUR (0x06) 9.3.1.7. AVI_PACKET_DATA0 (0x0C) 9.3.1.8. AVI_PACKET_DATA1 (0x0D) 9.3.1.9. AVI_PACKET_DATA2 (0x0E) 9.3.1.10. AVI_PACKET_DATA3 (0x0F) 9.3.1.11. USER_PACKET_FILTER (0x10) 9.3.1.12. USER_BUFFER_STATUS_CONTROL (0x11) 9.3.1.13. USER_BUFFER_LEVEL (0x12) 9.3.1.14. USER_BUFFER_DATA (0x13) 9.3.1.15. AUX_PACKET_FILTER (0x14) 9.3.1.16. AUDIO_INFOFRAME_PACKET_DATA0 (0x21) 9.3.1.17. AUDIO_INFOFRAME _PACKET_DATA1 (0x22) 9.3.1.18. AUDIO_METADATA _PACKET_HEADER (0x25) 9.3.1.19. AUDIO_METADATA _PACKET_DATA0 (0x26) 9.3.1.20. AUDIO_METADATA _PACKET_DATA1 (0x27) 9.3.1.21. AUDIO_METADATA _PACKET_DATA2 (0x28) 9.3.1.22. AUDIO_METADATA _PACKET_DATA3 (0x29) 9.3.1.23. AUDIO_METADATA _PACKET_DATA4 (0x2A) 9.3.1.24. AUDIO_METADATA _PACKET_DATA5 (0x2B) 9.3.1.25. VSI_PACKET_DATA0 (0x2C) 9.3.1.26. VSI_PACKET_DATA1 (0x2D) 9.3.1.27. SCDC_FRL_STATUS (0x2E) 9.3.1.28. SCDC_FRL_CONTROL (0x2F)
9.4. HDMI Sink CV2AXI Register x
9.4.1. HDMI Sink CV2AXI Register Summary 9.4.2. HDMI Sink CV2AXI Register Description
9.4.2. HDMI Sink CV2AXI Register Description x
9.4.2.1. STATUS (0x50) 9.4.2.2. ACTIVE SAMPLE COUNT (0x52) 9.4.2.3. F0_ACTIVE_LINE_COUNT (0x53) 9.4.2.4. F1_ACTIVE_LINE_COUNT (0x54) 9.4.2.5. TOTAL_SAMPLE_COUNT (0x55) 9.4.2.6. F0_TOTAL_LINE_COUNT (0x56) 9.4.2.7. F1_TOTAL_LINE_COUNT (0x57) 9.4.2.8. COLOR_PATTERN (0x5C) 9.4.2.9. CONTROL (0x64)
1. HDMI Intel® FPGA IP Quick Reference
2. HDMI Overview
3. HDMI Intel® FPGA IP Getting Started
4. HDMI Hardware Design Examples
5. HDMI Source
6. HDMI Sink
7. HDMI Parameters
8. HDMI Simulation Example
9. Registers
10. HDMI Intel® FPGA IP User Guide Archives
11. Document Revision History for the HDMI Intel® FPGA IP User Guide

2.4. Resource Utilization

The resource utilization data indicates typical expected performance for the HDMI Intel® FPGA IP in the Intel® Quartus® Prime Pro Edition software.
Table 6.  HDMI Data RateThis table lists the maximum data rates for HDMI Intel® FPGA IP configurations.
Devices Maximum Data Rate (Mbps)
2 Pixels per Clock

(Support FRL = 0)

 8 Pixels per Clock

(Support FRL = 1)
Intel® Stratix® 10 5,940

(Example: 4Kp60 8 bpc)

 12,000

(Example: 8Kp30 12 bpc)
Intel® Arria® 10 5,940

(Example: 4Kp60 8 bpc)

 12,000

(Example: 8Kp30 12 bpc)
Intel® Cyclone® 10 GX 5,940

(Example: 4Kp60 8 bpc)

 Not Supported
Intel Agilex® 7 F-Tile Not supported 12,000 (Example: 8Kp30 12 bpc)
Table 7.   HDMI Intel® FPGA IP Resource UtilizationThis table lists the performance data for the different Intel FPGA devices.
Device Pixels per Clock Direction Enable Active Video Protocol ALM Logic Registers Memory
Bits M10K or M20K
Intel® Stratix® 10 H-Tile (Support FRL = 0) 2 RX None 5041 7535 38400 14
2 TX None 4975 8927 37568 13
Intel® Stratix® 10 L-Tile (Support FRL = 0) 2 RX None 5025 7551 38400 14
2 TX None 4966 8964 37568 13
Intel® Stratix® 10 (Support FRL = 0) 2 RX AXIS-VVP Full 9429 13916 851248 61
2 TX AXIS-VVP Full 9480 16826 61184 20
Intel® Stratix® 10 H-Tile (Support FRL = 1) 8 RX None 33841 52584 228752 64
8 TX None 21186 32599 213376 36
Intel® Stratix® 10 H-Tile (Support FRL = 1) 8 RX AXIS-VVP Full 39339 64989 3385136 221
8 TX AXIS-VVP Full 28663 45056 225728 46
Intel® Arria® 10 (Support FRL = 0) 2 RX None 3768 6765 36352 14
2 TX None 4445 8717 36968 13
Intel® Arria® 10 (Support FRL = 0) 2 RX AXIS-VVP Full 7410 12203 850848 68
2 TX AXIS-VVP Full 8243 15055 60584 20
Intel® Arria® 10 (Support FRL = 1) 8 RX None 48865 68484 376832 87
8 TX None 30092 42372 276288 60
Intel® Arria® 10 (Support FRL = 1) 8 RX AXIS-VVP Full 52775 74326 3531680 281
8 TX AXIS-VVP Full 34484 49792 288608 70
Intel® Cyclone® 10 GX 2 RX None 4000 6733 38400 14
2 TX None 4484 8796 36968 13
Intel® Cyclone® 10 GX 2 RX AXIS-VVP Full 7436 12182 85048 68
2 TX AXIS-VVP Full 8285 15055 60584 20
Intel Agilex® 7 F-Tile (Support FRL = 1 & HDMI 2.1 Variant = FRL and TMDS) 8 RX None 33845 12459 229888 62
8 TX None 23217 33764 213376 36
Intel Agilex® 7 F-Tile (Support FRL = 1 & HDMI 2.1 Variant = FRL and TMDS) 8 RX AXIS-VVP Full 38664 68035 3385136 221
8 TX AXIS-VVP Full 29333 49018 225728 46
Intel Agilex® 7 F-Tile (Support FRL = 1 & HDMI 2.1 Variant = TMDS Only) 8 RX None 7057 8217 42896 19
8 TX None 6775 10964 42880 17
Intel Agilex® 7 F-Tile (Support FRL = 1 & HDMI 2.1 Variant = TMDS Only) 8 RX AXIS-VVP Full 9564 15140 3197232 176
8 TX AXIS-VVP Full 101041 17833 55232 27
Table 8.  Recommended Speed Grades for Intel Agilex® 7 F-Tile, Intel® Stratix® 10, and Intel® Arria® 10 Devices (Support FRL = 1)
Device Lane Rate (Mbps) Transceiver Interface Width (bits) Speed Grade
Intel® Stratix® 10 12,000 40 -1, -2 1
Intel® Arria® 10 12,000 40 -1, -2
Intel Agilex® 7 F-Tile 12,000 40 -11
Table 9.  Recommended Speed Grades for Intel® Stratix® 10, Intel® Arria® 10, and Intel® Cyclone® 10 GX Devices (Support FRL = 0)
Device Lane Rate (Mbps) Interface Width (bits) Speed Grades
Intel® Stratix® 10 6,000 20 -1, -2
Intel® Arria® 10 6,000 20 -1, -2
Intel® Cyclone® 10 GX 6,000 20 -5
Table 10.  HDCP Resource UtilizationThe table below lists the HDCP resource data for Intel® Arria® 10 and Intel® Stratix® 10 devices.
Device HDCP IP Support HDCP Key Management Support FRL Pixels/TMDS Symbols Per Clock ALMs Combinational ALUTs Registers M20K DSP
Intel® Arria® 10 HDCP 2.3 TX 0 0 2 6,479 10,548 12,015 10 3
1 8 16,629 28,783 23,606 10 3
1 0 2 6,875 11,338 12,793 12 3
1 8 17,048 29,534 24,367 12 3
HDCP 2.3 RX 0 0 2 7,119 11,685 12,673 11 3
1 8 17,083 30,148 24,068 11 3
1 0 2 7,543 12,420 13,406 13 3
1 8 17,552 30,861 24,806 13 3
HDCP 1.4 TX 0 0, 1 2 1,665 2,626 4,411 2 0
1 0, 1 2 2,142 3,411 5,167 4 0
HDCP 1.4 RX 0 0, 1 2 1,170 1,850 3,407 3 0
1 0, 1 2 1,616 2,558 4,207 5 0
Intel® Stratix® 10 HDCP 2.3 TX 0 0 2 7,213 11,582 12,810 10 3
1 8 17,755 29,784 24,428 10 3
1 0 2 7,888 12,473 13,188 12 3
1 8 18,477 30,540 25,191 12 3
HDCP 2.3 RX 0 0 2 8,145 12,691 13,438 11 3
1 8 18,482 30,881 25,422 11 3
1 0 2 8,644 13,382 13,640 13 3
1 8 19,096 31,460 26,138 13 3
HDCP 1.4 TX 0 0, 1 2 2,320 2,937 4,544 2 0
1 0, 1 2 2,881 3,797 5,170 4 0
HDCP 1.4 RX 0 0, 1 2 1,784 2,135 3,605 3 0
1 0, 1 2 2,293 2,897 4,219 5 0
1 Contact Intel Sales if you need to use -2 speed grade.
Level Two Title