Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: fdl1551261651498
Ixiasoft
Visible to Intel only — GUID: fdl1551261651498
Ixiasoft
4.3.2. Serializer Bypass for DDR and SDR Operations
The I/O element (IOE) contains two data output registers that can each operate in either DDR or SDR mode.
You can bypass the serializer to support DDR (x2) and SDR (x1) operations to achieve a serialization factor of 2 and 1, respectively. The serializer bypass is supported through the GPIO Intel® FPGA IP.
- In SDR mode:
- The IOE data width is 1 bit.
- Registered output path requires a clock.
- Data is passed directly through the IOE.
- In DDR mode:
- The IOE data width is 2 bits.
- The GPIO IP requires a clock.
- tx_inclock clocks the IOE register.