Intel® Arria® 10 Device Datasheet

Download PDF
ID 683771
Date 2/14/2022
Public
Document Table of Contents
Document Table of Contents x
Intel® Arria® 10 Device Datasheet
Intel® Arria® 10 Device Datasheet x
Electrical Characteristics Switching Characteristics Configuration Specifications I/O Timing Programmable IOE Delay Glossary Document Revision History for the Intel® Arria® 10 Device Datasheet
Electrical Characteristics x
Operating Conditions
Operating Conditions x
Absolute Maximum Ratings Maximum Allowed Overshoot and Undershoot Voltage Recommended Operating Conditions DC Characteristics I/O Standard Specifications
Recommended Operating Conditions x
Recommended Operating Conditions Transceiver Power Supply Operating Conditions HPS Power Supply Operating Conditions
DC Characteristics x
Supply Current and Power Consumption I/O Pin Leakage Current Bus Hold Specifications OCT Calibration Accuracy Specifications OCT Without Calibration Resistance Tolerance Specifications Pin Capacitance Internal Weak Pull-Up and Weak Pull-Down Resistor
I/O Standard Specifications x
Single-Ended I/O Standards Specifications Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications Differential SSTL I/O Standards Specifications Differential HSTL and HSUL I/O Standards Specifications Differential I/O Standards Specifications
Switching Characteristics x
Transceiver Performance Specifications Core Performance Specifications Periphery Performance Specifications HPS Specifications
Transceiver Performance Specifications x
Transceiver Performance for Intel® Arria® 10 GX/SX Devices High-Speed Serial Transceiver-Fabric Interface Performance for Intel® Arria® 10 GX/SX Devices Transceiver Performance for Intel® Arria® 10 GT Devices High-Speed Serial Transceiver-Fabric Interface Performance for Intel® Arria® 10 GT Devices Transceiver Specifications for Intel® Arria® 10 GX, SX, and GT Devices
Core Performance Specifications x
Clock Tree Specifications PLL Specifications DSP Block Specifications Memory Block Specifications Temperature Sensing Diode Specifications Internal Voltage Sensor Specifications
PLL Specifications x
Fractional PLL Specifications I/O PLL Specifications
Temperature Sensing Diode Specifications x
Internal Temperature Sensing Diode Specifications External Temperature Sensing Diode Specifications
Periphery Performance Specifications x
High-Speed I/O Specifications DPA Lock Time Specifications LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications Memory Standards Supported by the Hard Memory Controller Memory Standards Supported by the Soft Memory Controller Memory Standards Supported by the HPS Hard Memory Controller DLL Range Specifications DQS Logic Block Specifications Memory Output Clock Jitter Specifications OCT Calibration Block Specifications
HPS Specifications x
HPS Reset Input Requirements HPS Clock Performance HPS PLL Specifications Quad SPI Flash Timing Characteristics SPI Timing Characteristics SD/MMC Timing Characteristics USB ULPI Timing Characteristics Ethernet Media Access Controller (EMAC) Timing Characteristics I2C Timing Characteristics NAND Timing Characteristics Trace Timing Characteristics GPIO Interface
HPS PLL Specifications x
HPS PLL Input Requirements HPS PLL Performance HPS PLL Output Specifications
Configuration Specifications x
POR Specifications JTAG Configuration Timing FPP Configuration Timing AS Configuration Timing DCLK Frequency Specification in the AS Configuration Scheme PS Configuration Timing Initialization Configuration Files Minimum Configuration Time Estimation Remote System Upgrades User Watchdog Internal Circuitry Timing Specifications
FPP Configuration Timing x
DCLK-to-DATA[] Ratio (r) for FPP Configuration FPP Configuration Timing when DCLK-to-DATA[] = 1 FPP Configuration Timing when DCLK-to-DATA[] >1
Intel® Arria® 10 Device Datasheet

High-Speed I/O Specifications

Table 47.  High-Speed I/O Specifications for Intel® Arria® 10 Devices

When serializer/deserializer (SERDES) factor J = 3 to 10, use the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

The Intel® Arria® 10 devices support the following output standards using true LVDS output buffer types on all I/O banks:
  • True RSDS output standard with data rates of up to 360 Mbps
  • True mini-LVDS output standard with data rates of up to 400 Mbps
Symbol Condition –E1S 72, –E1H, –I1S72, –I1H –E2L, –E2S72, –I2L, –I2S72 –E3L, –E3S72, –E3V, –I3L, –I3S72, –I3V Unit
Min Typ Max Min Typ Max Min Typ Max
fHSCLK_in (input clock frequency) True Differential I/O Standards Clock boost factor 
W = 1 to 40 73 10 — 800 10 — 700 10 — 625 MHz
fHSCLK_in (input clock frequency) Single Ended I/O Standards Clock boost factor 
W = 1 to 40 73 10 — 625 10 — 625 10 — 525 MHz
fHSCLK_OUT (output clock frequency) — — — 800 74 — — 700 74 — — 625 74 MHz
Transmitter True Differential I/O Standards - fHSDR (data rate) 75 SERDES factor J = 4 to 10 76 77 78 78 — 1600 78 — 1434 78 — 1250 Mbps
SERDES factor J = 3 76 77 78 78 — 1200 78 — 1076 78 — 938 Mbps
SERDES factor J = 2, uses DDR registers 78 — 333 79 78 — 275 79 78 — 250 79 Mbps
SERDES factor J = 1, uses DDR registers 78 — 333 79 78 — 275 79 78 — 250 79 Mbps
tx Jitter - True Differential I/O Standards Total jitter for data rate, 600 Mbps – 1.6 Gbps — — 160 — — 200 — — 250 ps
Total jitter for data rate, < 600 Mbps — — 0.1 — — 0.12 — — 0.15 UI
tDUTY 80 TX output clock duty cycle for Differential I/O Standards 45 50 55 45 50 55 45 50 55 %
tRISE & & tFALL 77 81 True Differential I/O Standards — — 160 — — 180 — — 200 ps
TCCS 80 75 True Differential I/O Standards — — 150 — — 150 — — 150 ps
Receiver True Differential I/O Standards - fHSDRDPA (data rate) SERDES factor J = 4 to 10 76 77 78 150 — 1600 150 — 1434 150 — 1250 Mbps
SERDES factor J = 3 76 77 78 150 — 1200 150 — 1076 150 — 938 Mbps
fHSDR (data rate) (without DPA) 75 SERDES factor J = 3 to 10 78 — 82 78 — 82 78 — 82 Mbps
SERDES factor J = 2, uses DDR registers 78 — 79 78 — 79 78 — 79 Mbps
SERDES factor J = 1, uses DDR registers 78 — 79 78 — 79 78 — 79 Mbps
DPA (FIFO mode) DPA run length — — — 10000 — — 10000 — — 10000 UI
DPA (soft CDR mode) DPA run length SGMII/GbE protocol — — 5 — — 5 — — 5 UI
All other protocols — — 50 data transition per 208 UI — — 50 data transition per 208 UI — — 50 data transition per 208 UI —
Soft CDR mode Soft-CDR ppm tolerance — — — 300 — — 300 — — 300 ± ppm
Non DPA mode Sampling Window — — — 300 — — 300 — — 300 ps
72 –E1S and –E2S speed grades are applicable to both VCC = 0.9 V and 0.95 V. –E3S speed grade is only applicable to VCC = 0.9 V.
73 Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.
74 This is achieved by using the PHY clock network.
75 Requires package skew compensation with PCB trace length.
76 The Fmax specification is based on the fast clock used for serial data. The interface Fmax is also dependent on the parallel clock domain which is design dependent and requires timing analysis.
77 The VCC and VCCP must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.
78 The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.
79 The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (fOUT) provided you can close the design timing and the signal integrity meets the interface requirements.
80 Not applicable for DIVCLK = 1.
81 This applies to default pre-emphasis and VOD settings only.
82 You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.
Level Two Title