LVDS SERDES Intel® FPGA IP Signals
Signal Name | Width | Direction | Type | Description |
---|---|---|---|---|
inclock | 1 | Input | Clock | PLL reference clock. |
pll_areset | 1 | Input | Reset | Active-high asynchronous reset to all blocks in LVDS SERDES IP and PLL. |
pll_locked | 1 | Output | Control | Asserts when internal PLL locks. |
Signal Name | Width | Direction | Type | Description |
---|---|---|---|---|
rx_in |
N | Input | Data | LVDS serial input data. |
rx_bitslip_reset | N | Input | Reset | Asynchronous, active-high reset to the clock-data alignment circuitry (bit slip). |
rx_bitslip_ctrl | N | Input | Control |
|
rx_dpa_hold | N | Input | Control |
|
rx_dpa_reset | N | Input | Reset |
|
rx_fifo_reset | N | Input | Reset |
|
rx_out | N×J | Output | Data | Receiver parallel data output.
|
rx_bitslip_max | N | Output | Control |
|
rx_coreclock | 1 | Output | Clock |
|
rx_divfwdclk | N | Output | Clock | The per channel and divided clock with the ideal DPA phase.
The rx_divfwdclk signals may not be edge-aligned with each other because each channel may have a different ideal sampling phase. Each rx_divfwdclk must drive the core logic with data from the same channel. |
rx_dpa_locked | N | Output | Control | Asserted when the DPA block selects the ideal phase.
Ignore all toggling of the rx_dpa_locked signal after rx_dpa_hold asserts. |
Signal Name | Width | Direction | Type | Description |
---|---|---|---|---|
tx_in | N×J | Input | Data | Parallel data from the core. |
tx_out |
N | Output | Data | LVDS serial output data. |
tx_outclock |
1 | Output | Clock |
|
tx_coreclock | 1 | Output | Clock |
|
Signal Name | Width | Direction | Type | Description |
---|---|---|---|---|
ext_fclk | 1 | Input | Clock | LVDS fast clock.
For more information about connecting this port with the signal from the IOPLL Intel® FPGA IP, refer to the related information. |
ext_loaden |
1 | Input | Clock | LVDS load enable.
For more information about connecting this port with the signal from the IOPLL IP core, refer to the related information. |
ext_coreclock | 1 | Input | Clock |
|
ext_vcoph[7:0] | 8 | Input | Clock |
For more information about connecting this port with the signal from the IOPLL IP core, refer to the related information. |
ext_pll_locked | 1 | Input | Data | PLL lock signal. Required for RX DPA-FIFO and RX Soft-CDR modes only.
|
ext_tx_outclock_fclk | 1 | Input | Clock | Phase-shifted version of fast clock Required for TX outclock phase shifts that are not multiples of 180° |
ext_tx_outclock_ loaden | 1 | Input | Clock | Phase-shifted version of load_enable Required for TX outclock phase shifts that are not multiples of 180° |