Visible to Intel only — GUID: zxr1501143851664
Ixiasoft
1.1. Migration Considerations
1.2. Software Migration Guidelines
1.3. Specification Comparison
1.4. Evaluating Data Setup and Hold Timing Slack
1.5. Migration Method from EPCQ to EPCQ-A for Arria® V, Cyclone® V, and Stratix® V Devices
1.6. Cyclone® V to Cyclone® V QS Device Migration Reference Manual
1.7. Document Revision History for AN 822: Intel® FPGA Configuration Device Migration Guideline
Visible to Intel only — GUID: zxr1501143851664
Ixiasoft
1.2.3.1. IP Core Regeneration Guideline
To regenerate the IP core and programming file with the correct settings, perform the following steps:
- Regenerate the desired IP cores.
- If you use the sector protect feature:
- For EPCQ4A, EPCQ16A, and EPCQ32A—ensure the status register bit [6:5] is set to 0.
- For EPCQ64A—ensure the status register bit [6] is set to 0.
- For EPCS128 to EPCQ128A migration—sector erase must comply to the sector size of EPCQ128A.
Note: Sector size for EPCS128 and EPCQ128A are 2Mb and 512kb respectively.
- If you use the sector protect feature:
- Recompile the configuration bitstream to obtain the .sof file.