Visible to Intel only — GUID: ewa1437424204906
Ixiasoft
Visible to Intel only — GUID: ewa1437424204906
Ixiasoft
3.8. Addition of Timing Constraints
The order of the application of time constraints is based on the order of appearance of the top.sdc and top_post.sdc files in the top.qsf file.
One noteworthy constraint in the a10_ref Reference Platform is the multicycle constraint for the kernel reset in the top_post.sdc file. Using global routing saves routing resources and provides more balanced skew. However, the delay across the global route might cause recovery timing issues that limit kernel clock speed. Therefore, it is necessary to include a multicycle path on the global reset signal.