Hard Processor System Technical Reference Manual: Agilex™ 5 SoCs

ID 814346
Date 7/19/2024
Public
Document Table of Contents

A.4.1.1. SDM Gated Signals

Some of these reset signals are “gated” and “ungated” by the SDM during HPS and FPGA reset events. The details are explained in a later section.