Visible to Intel only — GUID: jrj1673393589021
Ixiasoft
Visible to Intel only — GUID: jrj1673393589021
Ixiasoft
5.1.9. EMAC Design Guidelines and Examples
There are three EMACs instances available in Agilex™ 5 which are based on the Synopsys Ethernet XGMAC IP version 3.10a. When configuring an HPS component for EMAC peripherals within Platform Designer, you have options to select either Reduced Gigabit Media Independent Interface (RGMII) or export the EMAC to FPGA fabric as Gigabit Media Independent Interface (GMII).
HPS EMAC is enabled with RGMII interface and to be routed to the HPS Dedicated I/O Bank.
You can also adapt the GMII interfaces exposed to the FPGA fabric to other PHY interface standards such as RGMII, SGMII, and SGMII+ using soft adaptation logic in the FPGA and features in the general-purpose FPGA I/O and transceiver FPGA I/O.
This section focuses on design guidelines for HPS EMAC system integration with RGMII PHY.