Visible to Intel only — GUID: doz1685437799025
Ixiasoft
1. Quick Start Guide
2. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with F-Tile FGT Transceiver
3. F-Tile Triple-Speed Ethernet FPGA IP Design Example User Guide Archive
4. Document Revision History for the F-Tile Triple-Speed Ethernet Intel® FPGA IP Design Example User Guide
Visible to Intel only — GUID: doz1685437799025
Ixiasoft
2.1. Features
- Generates the design example for Triple-Speed Ethernet MAC 2XTBI with Internal FIFO and PCS with PMA.
- Generates traffic at the transmit path and validates received data through the F-Tile transceiver external loopback.
- TX and RX serial loopback mode.
- Supports only external loopback.
- Supports only a single port.
- Supports packet statistics report on both MAC transmitter and MAC receiver.
- Supports System Console user interface.
- Basic packet checking capabilities of traffic monitor.