Visible to Intel only — GUID: eoo1685437962566
Ixiasoft
1. Quick Start Guide
2. 10/100/1000 Ethernet MAC Design Example with 1000BASE-X/SGMII 2XTBI PCS with F-Tile FGT Transceiver
3. F-Tile Triple-Speed Ethernet FPGA IP Design Example User Guide Archive
4. Document Revision History for the F-Tile Triple-Speed Ethernet Intel® FPGA IP Design Example User Guide
Visible to Intel only — GUID: eoo1685437962566
Ixiasoft
3. F-Tile Triple-Speed Ethernet FPGA IP Design Example User Guide Archive
For the latest and previous versions of this user guide, refer to F-Tile Triple-Speed Ethernet Intel FPGA IP Design Example User Guide. If an IP or software version is not listed, the user guide for the previous IP or software version applies.
IP versions are the same as the Quartus® Prime Design Suite software versions up to v19.1. From Quartus® Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.