Visible to Intel only — GUID: fsw1685735108390
Ixiasoft
1. Answers to Top FAQs
2. Network-on-Chip (NoC) Overview
3. Hard Memory NoC in Intel Agilex® 7 M-Series FPGAs
4. NoC Design Flow in Intel® Quartus® Prime Pro Edition
5. NoC Real-time Performance Monitoring
6. Simulating NoC Designs
7. NoC Power Estimation
8. Hard Memory NoC IP Reference
9. Document Revision History of Intel Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide
4.4.1. General NoC IP Connectivity Guidelines
4.4.2. Connectivity Guidelines: NoC Initiators for Fabric AXI4 Managers
4.4.3. Connectivity Guidelines: NoC Targets for Fabric AXI4 Managers
4.4.4. Connectivity Guidelines: NoC Clock Control
4.4.5. Connectivity Guidelines: NoC Initiators for HPS
4.4.6. Connectivity Guidelines: NoC Targets for HPS
6.1. Adding NoC Connectivity and Address Mapping to the Simulation Netlist
6.2. Generating a Simulation Registration Include File (NoC Assignment Editor Connection Flow)
6.3. Generating a Simulation Registration Include File (Platform Designer Connection Flow)
6.4. Contents of Simulation Registration Include File
8.1.2.1. NoC Initiator Intel FPGA IP AXI4/AXI4 Lite Interfaces
8.1.2.2. NoC Initiator AXI4 User Interface Signals
8.1.2.3. NoC Initiator Intel FPGA IP AXI4 Lite User Interface Signals
8.1.2.4. NoC Initiator Intel FPGA IP Clock and Reset Signals
8.1.2.5. NoC Initiator Intel FPGA IP Platform Designer-Only Signals
Visible to Intel only — GUID: fsw1685735108390
Ixiasoft
4.4.6. Connectivity Guidelines: NoC Targets for HPS
The External Memory Interfaces for HPS Intel FPGA IP contains the NoC target bridges for HPS. Make any clocking, reset, calibration, or external I/O connections for this IP in accordance with the user guide guidelines for this IP.
- If you are using the Platform Designer connection flow, as NoC Design Flow Options describes, instantiate your NoC IP in Platform Designer. Connect the AXI4 NoC subordinate interface on the External Memory Interfaces for HPS Intel FPGA IP only to the AXI4 NoC manager interfaces on the Hard Processor System Intel Agilex 7 / Agilex 9 FPGA IP. Do not connect the target bridges in the HPS EMIF IP to any fabric-facing NoC Initiator Intel FPGA IP. After connecting the AXI4 NoC manager and AXI4 NoC subordinate interfaces, click the Address Map tab, to specify the base address for each connection. If an AXI4 NoC manager interface connects to multiple AXI4 NoC subordinate interfaces, ensure each connection has a unique starting address.
- If you are using the NoC Assignment Editor connection flow, as NoC Design Flow Options describes, instantiate your NoC IP in Platform Designer and leave the AXI4 NoC subordinate interface unconnected. After running Intel® Quartus® Prime Analysis & Elaboration, you can use the NoC Assignment Editor to define connectivity and addressing to prepare your design for RTL simulation. Note that HPS designs only support design entry using Platform Designer. HPS designs do not support direct RTL instantiation.
For details on HPS EMIF IP, refer to refer to the External Memory Interfaces Intel Agilex 7 M-Series FPGA IP User Guide.
Related Information