Visible to Intel only — GUID: dqv1646731524183
Ixiasoft
1. F-Tile JESD204B IP Quick Reference
2. About the F-Tile JESD204B Intel® FPGA IP
3. Getting Started
4. F-Tile JESD204B IP Functional Description
5. F-Tile JESD204B IP Deterministic Latency Implementation Guidelines
6. F-Tile JESD204B IP Debug Guidelines
7. F-Tile JESD204B Intel FPGA IP User Guide Archives
8. Document Revision History for the F-Tile JESD204B Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Intel® FPGA IP Evaluation Mode
3.4. Upgrading IP Cores
3.5. IP Catalog and Parameter Editor
3.6. Design Walkthrough
3.7. F-Tile JESD204B IP Design Considerations
3.8. F-Tile JESD204B Intel® FPGA IP Parameters
3.9. F-Tile JESD204B IP Component Files
Visible to Intel only — GUID: dqv1646731524183
Ixiasoft
4.6. Signals
The F-Tile JESD204B IP core signals are listed by interface:
- Transmitter
- Receiver
Note: You should terminate any unused signals.