Visible to Intel only — GUID: mwh1409960618998
Ixiasoft
1. Answers to Top FAQs
2. Intel FPGA Simulation Basics
3. Questa* Intel® FPGA Edition, ModelSim* , and QuestaSim* Simulator Support
4. Synopsys VCS* and VCS MX Support
5. Aldec Active-HDL and Riviera-PRO Support
6. Cadence Xcelium* Parallel Simulator Support
7. Intel® Quartus® Prime Pro Edition User Guide Third-party Simulation Archive
A. Intel® Quartus® Prime Pro Edition User Guides
3.1. Quick Start Example (ModelSim with Verilog)
3.2. Questa* Intel® FPGA Edition, ModelSim, and QuestaSim Simulator Guidelines
3.3. ModelSim Simulation Setup Script Example
3.4. Sourcing ModelSim* or QuestaSim Simulator Setup Scripts
3.5. Unsupported Features
3.6. Questa* Intel® FPGA Edition, ModelSim* , and QuestaSim* Simulator Support Revision History
3.2.1. Using Questa* Intel® FPGA Edition Precompiled Libraries
3.2.2. Passing Parameter Information from Verilog HDL to VHDL
3.2.3. Viewing Simulation Messages
3.2.4. Generating Signal Activity Data for Power Analysis
3.2.5. Viewing Simulation Waveforms
3.2.6. Simulating with Questa* Intel® FPGA Edition Waveform Editor
Visible to Intel only — GUID: mwh1409960618998
Ixiasoft
2.5.1. Compiling Simulation Model Libraries
For all supported simulators other than Questa* Intel® FPGA Edition, you must compile the appropriate simulation models from the Intel® Quartus® Prime simulation libraries using any of the following methods:
- To automatically compile all required simulation model libraries for your design in your supported simulator, click Tools > Launch Simulation Library Compiler. Specify options for your simulation tool, language, target device family, and output location, and then click OK.
- Compile Intel® Quartus® Prime simulation models manually with your simulator.
The Intel® Quartus® Prime software includes simulation models for all Intel FPGA IP cores. These models include IP functional simulation models, and device family-specific models in the <installation path>/eda/sim_lib directory. These models include IEEE encrypted Verilog HDL models for both Verilog HDL and VHDL simulation.
Use the compiled simulation model libraries to simulate your design. Refer to your EDA simulator's documentation for information about running simulation.
Intel® Quartus® Prime-Provided Simulation Model Known Restrictions
The following known restrictions apply when using the Intel® Quartus® Prime-provided simulation models:
- The specified timescale precision must be within 1ps when using Intel® Quartus® Prime simulation models.
- X propagation is disabled in the Intel® Quartus® Prime-provided simulation model for the Clock Control Intel® FPGA IP clock divider. Disabling X propagation for the clock divider avoids a lock-up situation in which the clock divider outputs remain at X if an X appears at the clock divider input.