Visible to Intel only — GUID: mcn1419934410370
Ixiasoft
Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices
CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain
CTLE Response at Data Rates ≤ 3.25 Gbps across Supported AC Gain and DC Gain
Typical TX VOD Setting for Cyclone® V Transceiver Channels with termination of 100 Ω
Transmitter Pre-Emphasis Levels
Transceiver Compliance Specification
HPS Clock Performance
HPS PLL Specifications
Quad SPI Flash Timing Characteristics
SPI Timing Characteristics
SD/MMC Timing Characteristics
USB Timing Characteristics
Ethernet Media Access Controller (EMAC) Timing Characteristics
I2C Timing Characteristics
NAND Timing Characteristics
Arm* Trace Timing Characteristics
UART Interface
GPIO Interface
CAN Interface
HPS JTAG Timing Specifications
POR Specifications
FPGA JTAG Configuration Timing
FPP Configuration Timing
Active Serial (AS) Configuration Timing
DCLK Frequency Specification in the AS Configuration Scheme
Passive Serial (PS) Configuration Timing
Initialization
Configuration Files
Minimum Configuration Time Estimation
Remote System Upgrades
User Watchdog Internal Oscillator Frequency Specifications
Visible to Intel only — GUID: mcn1419934410370
Ixiasoft
USB Timing Characteristics
PHYs that support LPM mode may not function properly with the USB controller due to a timing issue. It is recommended that designers use the MicroChip USB3300 PHY device that has been proven to be successful on the development board.
Symbol | Description | Min | Typ | Max | Unit |
---|---|---|---|---|---|
Tclk | USB CLK clock period | — | 16.67 | — | ns |
Td | CLK to USB_STP/USB_DATA[7:0] output delay | 4.4 | — | 11 | ns |
Tsu | Setup time for USB_DIR/USB_NXT/USB_DATA[7:0] | 2 | — | — | ns |
Th | Hold time for USB_DIR/USB_NXT/USB_DATA[7:0] | 1 | — | — | ns |
Figure 10. USB Timing Diagram