CPRI Intel® FPGA IP User Guide

ID 683595
Date 5/17/2024
Public
Document Table of Contents

2.5.4. Adding the Off-Chip Clean-Up PLL

If your CPRI Intel® FPGA IP is an RE agent, you must connect it to an off-chip clean-up PLL to clean up any jitter that occurs in the CDR output clock, before sending it to the reference clock input of the external TX PLL. The clean-up PLL performs the clock synchronization necessary to address the CPRI v7.0 Specification requirements R-17, R-18, and R-18A, which address jitter and frequency accuracy in the RE clock for radio transmission.
  1. Drive the clean-up PLL with the CPRI IP core xcvr_recovered_clk output clock.
  2. Connect the cleaned up output to the external TX PLL input reference clock port.
  3. In the hybrid clocking mode, in 8110.08, 10137.6, 12165.12 and 24330.24 Mbps IP variations, connect the cleaned up output to the cpri_coreclk input clock port as well.
  4. In the external clocking mode, you can optionally connect the cleaned up output to the cpri_coreclk input clock port.