LVDS SERDES Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices

Download PDF
ID 683520
Date 7/13/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
LVDS SERDES Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
LVDS SERDES Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices x
Release Information LVDS SERDES IP Core Features LVDS SERDES IP Core Functional Modes LVDS SERDES IP Core Functional Description LVDS SERDES IP Core Initialization and Reset LVDS SERDES IP Core Signals LVDS SERDES IP Core Parameter Settings LVDS SERDES IP Core General Settings LVDS SERDES IP Core Timing LVDS SERDES IP Core Design Examples Additional LVDS SERDES IP Core References LVDS SERDES Intel FPGA IP User Guide Archives Document Revision History for LVDS SERDES Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
LVDS SERDES IP Core Functional Description x
Serializer DPA FIFO Bitslip Deserializer
LVDS SERDES IP Core Initialization and Reset x
Initializing the LVDS SERDES IP Core in Non-DPA Mode Initializing the LVDS SERDES IP Core in DPA Mode Resetting the DPA Word Boundaries Alignment
Word Boundaries Alignment x
Aligning Word Boundaries
LVDS SERDES IP Core Parameter Settings x
LVDS SERDES IP Core PLL Settings LVDS SERDES IP Core Receiver Settings LVDS SERDES IP Core Transmitter Settings LVDS SERDES IP Core Clock Resource Summary
LVDS SERDES IP Core Receiver Settings x
Receiver Input Clock Parameters Setup
LVDS SERDES IP Core Transmitter Settings x
Setting the Transmitter Output Clock Parameters
LVDS SERDES IP Core Timing x
I/O Timing Analysis FPGA Timing Analysis Timing Analysis for the External PLL Mode Timing Closure Guidelines for Internal FPGA Paths
I/O Timing Analysis x
Obtaining RSKM Report Obtaining TCCS Report
LVDS SERDES IP Core Design Examples x
LVDS SERDES IP Core Synthesizable Intel® Quartus® Prime Design Examples LVDS SERDES IP Core Simulation Design Example Combined LVDS SERDES IP Core Transmitter and Receiver Design Example LVDS SERDES IP Core Dynamic Phase Shift Design Example
Additional LVDS SERDES IP Core References x
IP Migration Flow for Arria® V, Cyclone® V, and Stratix® V Devices LVDS Interface with External PLL Mode LVDS Transmitters and Receivers in the Same I/O Bank Comparison of LVDS SERDES IP Core with Stratix® V SERDES
IP Migration Flow for Arria® V, Cyclone® V, and Stratix® V Devices x
Migrating Your ALTLVDS_TX and ALTLVDS_RX IP Cores
LVDS Interface with External PLL Mode x
IOPLL IP Core Signal Interface with LVDS SERDES IP Core IOPLL Parameter Values for External PLL Mode Connection between IOPLL IP Core and LVDS SERDES IP Core in External PLL Mode
LVDS SERDES Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices

DPA FIFO

In DPA-FIFO mode, the DPA FIFO synchronizes the re-timed data to the high-speed LVDS clock domain.

The DPA clock may shift phase during the initial lock period. To avoid data run-through condition caused by the FIFO write pointer creeping up to the read pointer, hold the FIFO in reset state until the DPA locks.

Related Information
Level Two Title