Visible to Intel only — GUID: xtk1551083126468
Ixiasoft
4.3.1. Voltage Monitor Design Guidelines
4.3.2. Temperature Monitor Design Guidelines
4.3.3. Transceiver Tile Local Temperature Sensor Design Guidelines
4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Agilex™ 7 Remote TSD
4.3.5. Guidelines: Reading the R-Tile Local Temperature Sensor
Visible to Intel only — GUID: xtk1551083126468
Ixiasoft
5.1.2. SDM Power Manager
In Agilex™ 7 devices, the SmartVID feature is managed by the SDM subsystem. The SDM subsystem is powered up after VCC and VCCP voltage levels are powered up to 0.8V. The SDM Power Manager reads the VID-fused value and communicates this value to the external voltage regulator through the PMBus interface.
Figure 21. SDM Power Manager Block Diagram
The SDM Power Manager has the following stages:
- Initial stage
- Set the external voltage regulator to supply power to VCC and VCCP to the voltage level based on the boosted VID-fused value and the device temperature.
- Configures the FPGA and switches the FPGA to user mode.
- Monitor stage
- Monitors temperature and updates VCC and VCCP.