Visible to Intel only — GUID: jvo1607596334787
Ixiasoft
4.3.1. Voltage Monitor Design Guidelines
4.3.2. Temperature Monitor Design Guidelines
4.3.3. Transceiver Tile Local Temperature Sensor Design Guidelines
4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Agilex™ 7 Remote TSD
4.3.5. Guidelines: Reading the R-Tile Local Temperature Sensor
Visible to Intel only — GUID: jvo1607596334787
Ixiasoft
4.4.4.3. Programming and Starting Up the Temperature Reading Design Example
Before you begin, generate the Temperature Reading design example .sof file.
- From the Quartus® Prime menu, select Tools > Programmer
- In the Programmer window, click Add File.
- Select the generated <filename>.sof file and click Open
- In the Program/Configure column of the <filename>.sof row, turn on the check box.
- Click Start to load the <filename>.sof to the Agilex™ 7 FPGA F-Series Development Kit and wait until the progress is 100%.
- From the Quartus® Prime menu, select Tools > In-System Sources and Probes Editor.
Figure 14. Temperature Reading Design Example in the In-System Sources and Probes Editor
- In the In-System Sources and Probes Editor window, verify that the probe[4..0] signal is toggling.
- Set the source[0] signal that controls the system reset to Low.
The system exits the reset state.
After you set the design example to run, you can start sending command using the Quartus® Prime System Console.