DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 7/15/2024
Public
Document Table of Contents

6.12.5. Super-Sample Rate Digital Upconverter

The model file is demo_ssduc.mdl.