Visible to Intel only — GUID: nfa1447297201934
Ixiasoft
1. Quick Start Guide
2. 10M/100M/1G/10G Ethernet Design Example for Intel® Arria® 10 Devices
3. 1G/10G Ethernet Design Example for Intel® Arria® 10 Devices
4. 10GBASE-R Ethernet Design Example for Intel® Arria® 10 Devices
5. 1G/2.5G Ethernet Design Example for Intel® Arria® 10 Devices
6. 1G/2.5G/10G Ethernet Design Example for Intel® Arria® 10 Devices
7. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example for Intel® Arria® 10 Devices
8. Interface Signals Description
9. Configuration Registers Description
10. Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide Archives
11. Document Revision History for the Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide
Visible to Intel only — GUID: nfa1447297201934
Ixiasoft
4.3.1. Design Components
Component | Description | |
---|---|---|
LL 10GbE MAC | The Low Latency Ethernet 10G MAC Intel® FPGA IP with the following configuration:
The settings when the 10GBASE-R Register mode is enabled:
|
|
PHY |
|
|
Transceiver Reset Controller | The Transceiver PHY Reset Controller Intel® FPGA IP . Resets the transceiver. | |
Address decoder | Decodes the addresses of the components. | |
Reset synchronizer | Synchronizes the reset of all design components. | |
ATX PLL | Generates a TX serial clock for the Intel® Arria® 10 10G transceiver. |
|
FIFO |
|