Visible to Intel only — GUID: nfa1441530758686
Ixiasoft
1. Quick Start Guide
2. 10M/100M/1G/10G Ethernet Design Example for Intel® Arria® 10 Devices
3. 1G/10G Ethernet Design Example for Intel® Arria® 10 Devices
4. 10GBASE-R Ethernet Design Example for Intel® Arria® 10 Devices
5. 1G/2.5G Ethernet Design Example for Intel® Arria® 10 Devices
6. 1G/2.5G/10G Ethernet Design Example for Intel® Arria® 10 Devices
7. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example for Intel® Arria® 10 Devices
8. Interface Signals Description
9. Configuration Registers Description
10. Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide Archives
11. Document Revision History for the Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide
Visible to Intel only — GUID: nfa1441530758686
Ixiasoft
4.1. Features
- Supports single Ethernet channels operating at 10G using Intel® Arria® 10 Native PHY.
- Option to generate the design example with the 10GBASE-R register mode enabled.
- 140 ns round-trip latency in simulation when the register mode is enabled.
- Packet monitoring on the TX and RX datapaths.
- Tested with the Spirent TestCenter.