Visible to Intel only — GUID: nfa1441265369424
Ixiasoft
1. Quick Start Guide
2. 10M/100M/1G/10G Ethernet Design Example for Intel® Arria® 10 Devices
3. 1G/10G Ethernet Design Example for Intel® Arria® 10 Devices
4. 10GBASE-R Ethernet Design Example for Intel® Arria® 10 Devices
5. 1G/2.5G Ethernet Design Example for Intel® Arria® 10 Devices
6. 1G/2.5G/10G Ethernet Design Example for Intel® Arria® 10 Devices
7. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example for Intel® Arria® 10 Devices
8. Interface Signals Description
9. Configuration Registers Description
10. Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide Archives
11. Document Revision History for the Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide
Visible to Intel only — GUID: nfa1441265369424
Ixiasoft
8.7. Packet Classifier Interface Signals
Signal | Direction | Width | Description |
---|---|---|---|
tx_egress_timestamp_request_in_valid[] | In | [NUM_CHANNELS] | Assert this signal to request timestamping for the TX frame. This signal must be asserted in the same clock cycle avalon_st_tx_startofpacket is asserted. |
tx_egress_timestamp_request_in_fingerprint[][] | In | [NUM_CHANNELS][TSTAMP_FP_WIDTH] | Use this bus to specify the fingerprint that validates the timestamp for the incoming packet. |
clock_operation_mode_mode[][] | In | [NUM_CHANNELS][2] | Use this signal to specify the clock mode.
|
pkt_with_crc_mode[] | In | [NUM_CHANNELS] | Use this signal to specify whether or not a packet contains CRC.
|
tx_ingress_timestamp_valid[] | In | [NUM_CHANNELS] | Indicates whether or not the residence time can be updated.
When this signal is deasserted, the tx_etstamp_ins_ctrl_out_residence_ti me_update signal also gets deasserted. |
tx_ingress_timestamp_96b_data[][] | In | [NUM_CHANNELS][96] | 96-bit format of ingress timestamp that holds the data so that the output can align with the start of an incoming packet. |
tx_ingress_timestamp_64b_data[][] | In | [NUM_CHANNELS][64] | 64-bit format of ingress timestamp that holds the data so that the output can align with the start of an incoming packet. |
tx_ingress_timestamp_format[] | In | [NUM_CHANNELS] | The format of the timestamp for calculating the residence time.
|